{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:54:28Z","timestamp":1762253668377},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325280","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T21:17:10Z","timestamp":1611177430000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Memory repair logic sharing techniques and their impact on yield"],"prefix":"10.1109","author":[{"given":"Benoit","family":"Nadeau-Dostie","sequence":"first","affiliation":[]},{"given":"Luc","family":"Romain","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035324"},{"key":"ref6","first-page":"1.2","article-title":"The DFT Challenges and Solutions for the ARM Cortex-A15 Microprocessor","author":"mclaurin","year":"2012","journal-title":"ITC International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805870"},{"key":"ref7","article-title":"Fuse Area Reduction based on Quantitative Yield Analysis and Effective Chip Cost","author":"garg","year":"0","journal-title":"Proceedings of the 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’06)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041759"},{"journal-title":"Brian Bailey Memory Design at 16\/14nm Semiconductor Engineering","year":"2015","key":"ref1"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","start":{"date-parts":[[2020,11,1]]},"location":"Washington, DC, USA","end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325280.pdf?arnumber=9325280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:58:11Z","timestamp":1656453491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325280","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}