{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T00:16:49Z","timestamp":1756167409066,"version":"3.44.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/itnac46935.2019.9078010","type":"proceedings-article","created":{"date-parts":[[2020,4,27]],"date-time":"2020-04-27T20:49:26Z","timestamp":1588020566000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Supercomputer Networks in the Datacenter: Benchmarking the Evolution of Communication Granularity from Macroscale down to Nanoscale"],"prefix":"10.1109","author":[{"given":"Firas","family":"Al-Ali","sequence":"first","affiliation":[{"name":"School of Digital Technologies, Manukau Institute of Technology,Auckland,New Zealand"}]},{"given":"Thilina Doremure","family":"Gamage","sequence":"additional","affiliation":[{"name":"School of Digital Technologies, Manukau Institute of Technology,Auckland,New Zealand"}]},{"given":"Hewa WTS","family":"Nanayakkara","sequence":"additional","affiliation":[{"name":"School of Digital Technologies, Manukau Institute of Technology,Auckland,New Zealand"}]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[{"name":"Otago Polytechnic, AIC,Auckland,New Zealand"}]},{"given":"Sayan Kumar","family":"Ray","sequence":"additional","affiliation":[{"name":"School of Digital Technologies, Manukau Institute of Technology,Auckland,New Zealand"}]}],"member":"263","reference":[{"journal-title":"Overview of Recent Supercomputers","year":"2008","author":"van der steen","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169021"},{"key":"ref12","first-page":"1","article-title":"Networks on Chips: Structure and Design Methodologies","volume":"2012","author":"wen-chung","year":"2012","journal-title":"Journal of Electrical and Computer Engineering"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654614"},{"key":"ref14","article-title":"Promises and Pitfalls of Reconfigurable Supercomputing","author":"gokhale","year":"2006","journal-title":"Proceedings of the 2006 International Conference on Engineering of Reconjigurable Systems & Algorithms"},{"key":"ref15","article-title":"Achronix 7nm Speedster7t FPGAs","author":"morris","year":"2019","journal-title":"EJournal"},{"journal-title":"Revolutionary New 2D Network-on-Chip","year":"2019","key":"ref16"},{"journal-title":"Achronix Semiconductor Corporation 2019","year":"0","key":"ref17"},{"journal-title":"Speedster7t FPGA Datasheet (DS015)","year":"0","key":"ref18"},{"journal-title":"Xilinx Versal Industry's First ACAP","year":"0","key":"ref19"},{"journal-title":"Comprehensive Survey Of FPGA Architectures Past Present And Future","year":"2019","author":"gamage","key":"ref4"},{"journal-title":"The Mandelbrot Set","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23956\/ijarcsse\/V7I2\/0123"},{"journal-title":"Intel® FPGAs and Programmable Devices Intel® SoC FPGAs RESOURCE CENTER","year":"0","key":"ref5"},{"journal-title":"IBM","article-title":"Parallel processing topologies","year":"0","key":"ref8"},{"journal-title":"Getting Up to Speed The Future of Supercomputing","year":"2005","author":"graham","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2200\/S00341ED1V01Y201103CAC014"},{"journal-title":"Parallel Hardware Architecture","year":"0","key":"ref9"},{"journal-title":"Data Center Network Design","year":"2010","author":"sarkar","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293908"},{"journal-title":"Kickstarting Highperformance Energy-efficient Manycore Architectures with Epiphany","year":"0","author":"olofsson","key":"ref22"},{"journal-title":"Parallella Board","year":"0","key":"ref21"},{"journal-title":"Epiphany-v A 1024 processor 64-bit risc system-on-chip","year":"0","author":"olofsson","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.51"},{"journal-title":"FPGA EMBEDDED PARALLELLA HPC RESEARCH","year":"0","author":"al-ali","key":"ref26"},{"journal-title":"Diminishing returns","year":"0","author":"augustyn","key":"ref25"}],"event":{"name":"2019 29th International Telecommunication Networks and Applications Conference (ITNAC)","start":{"date-parts":[[2019,11,27]]},"location":"Auckland, New Zealand","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 29th International Telecommunication Networks and Applications Conference (ITNAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9068186\/9077926\/09078010.pdf?arnumber=9078010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:40:42Z","timestamp":1756154442000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9078010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/itnac46935.2019.9078010","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}