{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:14:19Z","timestamp":1761581659333,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/itw.2017.8278036","type":"proceedings-article","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T20:45:14Z","timestamp":1518036314000},"page":"204-208","source":"Crossref","is-referenced-by-count":7,"title":["LDPC coded modulation for TLC flash memory"],"prefix":"10.1109","author":[{"given":"Huang-Chang","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jieng-Heng","family":"Shy","sequence":"additional","affiliation":[]},{"given":"Yen-Ming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yeong-Luh","family":"Ueng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/S1571-0661(04)80768-0"},{"key":"ref11","article-title":"Error floors of LDPC codes","volume":"41","author":"richardson","year":"1998","journal-title":"Proceedings of the Annual Allerton Conference on Communication Control and Computing"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISIT.1998.708741"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TIT.2012.2205663"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/LCOMM.2003.821325"},{"key":"ref4","article-title":"An LDPC-enabled flash controller in 40nm CMOS","author":"yeo","year":"2012","journal-title":"Flash Memory Summit"},{"key":"ref3","article-title":"LDPC codes for flash channel","author":"hu","year":"2012","journal-title":"Flash Memory Summit"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/18.910577"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TIT.1982.1056454"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TIT.2005.858931"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ITW.2007.4313074"},{"key":"ref2","article-title":"Novel ECC architecture enhances storage system reliability","author":"yang","year":"2012","journal-title":"Flash Memory Summit"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1017\/CBO9780511800467"},{"year":"2012","author":"wang","journal-title":"LDPC decoding with limited-precision soft information in flash memories","key":"ref9"}],"event":{"name":"2017 IEEE Information Theory Workshop (ITW)","start":{"date-parts":[[2017,11,6]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2017,11,10]]}},"container-title":["2017 IEEE Information Theory Workshop (ITW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8266764\/8277915\/08278036.pdf?arnumber=8278036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,28]],"date-time":"2018-02-28T21:59:17Z","timestamp":1519855157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8278036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/itw.2017.8278036","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}