{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:16:27Z","timestamp":1761581787125},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/itw.2018.8613523","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T00:39:34Z","timestamp":1547771974000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Read-Voltage Optimization for Finite Code Length in MLC NAND Flash Memory"],"prefix":"10.1109","author":[{"given":"Kang","family":"Wei","sequence":"first","affiliation":[]},{"given":"Jun","family":"Li","sequence":"additional","affiliation":[]},{"given":"Lingjun","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Shu","sequence":"additional","affiliation":[]},{"given":"Yonghui","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.907507"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140508"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2016.2533498"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2043769"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2014.021514.130287"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2014.6875236"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APSIPA.2014.7041532"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.011613.120249"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref2","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc Des Autom Test Eur (DATE’08)"},{"key":"ref1","first-page":"5","article-title":"Future memory technology: Challenges and opportunities","author":"kim","year":"2008","journal-title":"Proc Int Symp VLSI Technol Syst Appl"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.838730"}],"event":{"name":"2018 IEEE Information Theory Workshop (ITW)","start":{"date-parts":[[2018,11,25]]},"location":"Guangzhou","end":{"date-parts":[[2018,11,29]]}},"container-title":["2018 IEEE Information Theory Workshop (ITW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8598908\/8613300\/08613523.pdf?arnumber=8613523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T22:47:55Z","timestamp":1643237275000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8613523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/itw.2018.8613523","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}