{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T02:21:41Z","timestamp":1768530101863,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/iwasi.2015.7184974","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T22:53:27Z","timestamp":1439506407000},"page":"266-270","source":"Crossref","is-referenced-by-count":4,"title":["Sub-picowatt retention mode TFET memory for CMOS sensor processing nodes"],"prefix":"10.1109","author":[{"given":"Andrei","family":"Vladimirescu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costin","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amara","family":"Amara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Makosiej","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 32 nm Tunnel FET SRAM for Ultra Low Leakage","author":"makosiej","year":"2012","journal-title":"Proc ISCAS"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/26\/8\/085001","volume":"26","author":"zhuge","year":"2011","journal-title":"Semicond Sci Technol"},{"key":"ref6","article-title":"An 80-nW Retention 11.7pJ\/Cycle Active Subthreshold ARM Cortex-MO+ Subsystem in 65nm CMOS for WSN Applications","author":"myers","year":"2015","journal-title":"Proc ISSCC"},{"key":"ref5","article-title":"Ultra-Low Leakage sub-32nm TFET\/CMOS Hybrid 32kb Pseudo Dual-Port Scratchpad with GHz Speed for Embedded Applications","author":"gupta","year":"2015","journal-title":"Proc ISCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293153"},{"key":"ref7","article-title":"Batteryless Sub-nW Cortex-MO+ Processor with Dynamic Leakage-Supression Logic","author":"lim","year":"2015","journal-title":"Proc ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2106757"},{"key":"ref9","article-title":"A 7ns Access Time 25uW\/MHz 128kb SRAM for Low-Power Fast Wake-Up MCU in 65nm CMOS with 27fA\/b Retention Current","author":"fukuda","year":"2014","journal-title":"Proc ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"}],"event":{"name":"2015 6th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI)","location":"Gallipoli","start":{"date-parts":[[2015,6,18]]},"end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 6th International Workshop on Advances in Sensors and Interfaces (IWASI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7165101\/7184925\/07184974.pdf?arnumber=7184974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:37:34Z","timestamp":1498239454000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7184974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iwasi.2015.7184974","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}