{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:58:58Z","timestamp":1729645138338,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwrsp.2002.1029736","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"42-47","source":"Crossref","is-referenced-by-count":7,"title":["Prototyping of a high performance generic Viterbi decoder"],"prefix":"10.1109","author":[{"given":"A.M.","family":"Obeid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.G.","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ludewig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1993.318157"},{"key":"ref3","first-page":"1158","article-title":"Low power Viterbi decoder for CDMA mobile terminals","volume":"24","author":"kang","year":"1989","journal-title":"IEEE Jornal of Solid State Circuits"},{"key":"ref10","first-page":"362","article-title":"A VLSI design for a trace-back Viterbi decoder","volume":"35","author":"truong","year":"2000","journal-title":"IEEE Jornal of Solid State Circuits"},{"key":"ref6","first-page":"525","article-title":"An area efficient VLSI architecture of the Viterbi decoder for reverse link IS-95 CDMA","volume":"1","author":"mujtaba","year":"1998","journal-title":"IEEE Forth International Conference on Signal Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1967.1054010"},{"journal-title":"Modern Digital and Analog Communication Systems","year":"0","author":"lathi","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/41.954553"},{"journal-title":"Architectures VLSI Pour Le Codage Conjoint Source Canal en Treillis","year":"0","author":"perez","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1008067404215","article-title":"Design and implementation of Viterbi decoder with FPGA","volume":"21","author":"nivioja","year":"1999","journal-title":"Jornal of VLSI Signal Processing"},{"journal-title":"Communication Systems","year":"1994","author":"haykan","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826818"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1996.506800"}],"event":{"name":"13th IEEE International Workshop on Rapid System Prototyping","acronym":"IWRSP-02","location":"Darmstadt, Germany"},"container-title":["Proceedings 13th IEEE International Workshop on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8003\/22125\/01029736.pdf?arnumber=1029736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:30Z","timestamp":1497552150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iwrsp.2002.1029736","relation":{},"subject":[]}}