{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:28:48Z","timestamp":1725434928152},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwrsp.2002.1029740","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"66-73","source":"Crossref","is-referenced-by-count":3,"title":["Hybrid Multi-FPGA board evaluation by limiting multi-hop routing"],"prefix":"10.1109","author":[{"given":"S.C.","family":"Jain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217550"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217586"},{"journal-title":"XC4000E & XC4000X Series FPGAs Version 1 2","year":"1997","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296454"},{"key":"ref6","first-page":"94","article-title":"Characterization and Parameterized Random Generation of Digital Circuits","author":"hutton","year":"1996","journal-title":"Proc of the DAC"},{"journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3","year":"1998","author":"karypis","key":"ref5"},{"key":"ref8","article-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0","author":"yang","year":"1991","journal-title":"Microelectronics Centre North Carolina"},{"article-title":"Routing Architecture and Layout Synthesis for Multi-FPGA Systems","year":"1999","author":"khalid","key":"ref7"},{"journal-title":"Introduction to Algorithms","year":"0","author":"cormen","key":"ref2"},{"journal-title":"Dual Ascent Methods and Multicommodity Flow Problems","year":"1997","author":"frangioni","key":"ref1"},{"journal-title":"Multi-FPGA systems","year":"1995","author":"hauck","key":"ref9"}],"event":{"name":"13th IEEE International Workshop on Rapid System Prototyping","acronym":"IWRSP-02","location":"Darmstadt, Germany"},"container-title":["Proceedings 13th IEEE International Workshop on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8003\/22125\/01029740.pdf?arnumber=1029740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:15:29Z","timestamp":1489144529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iwrsp.2002.1029740","relation":{},"subject":[]}}