{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:50:17Z","timestamp":1761933017974,"version":"build-2065373602"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213033","type":"proceedings-article","created":{"date-parts":[[2004,2,3]],"date-time":"2004-02-03T19:24:01Z","timestamp":1075836241000},"page":"192-195","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating template-based instruction compression on transport triggered architectures"],"prefix":"10.1109","author":[{"given":"J.","family":"Heikkinen","sequence":"first","affiliation":[]},{"given":"T.","family":"Rantanen","sequence":"additional","affiliation":[]},{"given":"A.","family":"Cilio","sequence":"additional","affiliation":[]},{"given":"J.","family":"Takala","sequence":"additional","affiliation":[]},{"given":"H.","family":"Corporaal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1997","author":"corporaal","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.2247"},{"key":"ref10","first-page":"2318","article-title":"Improving dictionary-based code compression in VLIW architectures","volume":"e82 a","author":"nam","year":"1999","journal-title":"IEICE Trans Fundamentals of Electronics Commun and Comput Sciences"},{"key":"ref6","first-page":"186","article-title":"Code compression on transport triggered architectures","author":"heikkinen","year":"2002","journal-title":"Proc IEEE Int Workshop System-on-Chip for Real-Time Applications"},{"key":"ref11","first-page":"66","article-title":"A code decompression architecture for VLIW processors","author":"xie","year":"2001","journal-title":"Proc 34th Annual Symp Microarchitecture"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","article-title":"Using transport triggered architectures for embedded processor design","volume":"5","author":"corporaal","year":"1998","journal-title":"Integrated Computer-Aided Eng"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809446"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199909)29:11<1005::AID-SPE270>3.0.CO;2-F"},{"key":"ref2","article-title":"Automatic design of VLIW and EPIC instruction formats","author":"aditya","year":"2000","journal-title":"Tech Rep HPL-1999&#x2013;48"},{"key":"ref9","first-page":"330","article-title":"MediaBench: A tool for evaluating and synthesizing multimedia communications systems","author":"lee","year":"1997","journal-title":"Proc 30th Ann Intl Symp Microarchitecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362658"}],"event":{"name":"the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213033.pdf?arnumber=1213033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,29]],"date-time":"2020-03-29T16:15:48Z","timestamp":1585498548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213033","relation":{},"subject":[]}}