{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:48:41Z","timestamp":1729662521183,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213034","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"196-200","source":"Crossref","is-referenced-by-count":0,"title":["RtrASSoc: an adaptable superscalar reconfigurable system-on-chip. The simulator"],"prefix":"10.1109","author":[{"given":"J.L.","family":"Silva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.M.","family":"Costa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.H.R.","family":"Jorge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","first-page":"667","article-title":"Digial Image Processing","author":"castleman","year":"1996"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503073"},{"key":"ref10","article-title":"Reconfigurable Computing Experiences and Perspectives","volume":"294","author":"ordonez","year":"2000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624608"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360328"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803670"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803687"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360342"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/329166.329187","article-title":"A C Compiler for a Processor with a Reconfigurable Functional Unit","author":"ye","year":"2000","journal-title":"ACM\/SIGDA International Symposium on Field Progammable Gate Array-FPGA'2000"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279475"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/140901.141896"},{"key":"ref28","first-page":"151","article-title":"HW\/SW Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform","author":"baleani","year":"2002","journal-title":"ACM\/SIGDA-10th International Workshop on Hardware\/Software Codesign"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref27","first-page":"79","article-title":"Hardware Support for Real-Time Embedded Multiprocessor System-on-Chip Memory Management","author":"shalan","year":"2002","journal-title":"ACM\/SIGDA-10th International Workshop on Hardware\/Software Codesign"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0697-66"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564852"},{"key":"ref8","article-title":"Reconfigurable Computing: A Survey of Systems and Software","author":"hauck","year":"2000","journal-title":"ACM Computing Surveys"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.663540"},{"journal-title":"Reconfigurable Architectures for General-Purpose Computing","year":"1996","author":"dehon","key":"ref2"},{"journal-title":"Computer","article-title":"Configurable Computing: Technology and Applications","year":"2000","key":"ref9"},{"journal-title":"An Adaptive Machine Architecture and Compiler for Dynamic Processor Reconjiguration","year":"1992","author":"athanas","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315605"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477427"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/2.67197"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"henessy","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NORTHC.1998.731543"},{"key":"ref26","first-page":"771","article-title":"Advanced Computer Architecture-Parallelism, Scalability and Programmability","author":"hwang","year":"1993"},{"journal-title":"Spyder - Reconfigurable Processor Development System","year":"1996","author":"iseli","key":"ref25"}],"event":{"name":"3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213034.pdf?arnumber=1213034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:04:50Z","timestamp":1497571490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213034","relation":{},"subject":[]}}