{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,15]],"date-time":"2024-12-15T13:40:14Z","timestamp":1734270014081,"version":"3.30.2"},"reference-count":27,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213037","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"212-215","source":"Crossref","is-referenced-by-count":3,"title":["A survey on system-on-a-chip design languages"],"prefix":"10.1109","author":[{"given":"A.","family":"Habibi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Tahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1145\/368434.368814","article-title":"SuperLog, a unified design language for system-on-chip","author":"flake","year":"2000","journal-title":"Proceedings of the Asia and South Pacific Design Automation Conference"},{"key":"ref11","article-title":"Mentor adds C interface to verification environment","author":"goering","year":"2002","journal-title":"EE Times"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1145\/337292.337581","article-title":"Using General-Purpose Programming Languages for FPGA Design","author":"hutchings","year":"2000","journal-title":"Proceedings of Design Automation Conference"},{"year":"2001","key":"ref13"},{"key":"ref14","article-title":"Multilanguage Specification for System Design and Codesign","author":"jerraya","year":"1998","journal-title":"System Level Synthesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EASIC.1990.207906"},{"key":"ref16","article-title":"Hardware C — a language for hardware design","author":"ku","year":"1988","journal-title":"Technical Report CSL-TR-88–362"},{"key":"ref17","article-title":"A plethora of languages","author":"maxfield","year":"2001","journal-title":"EE Design"},{"key":"ref18","article-title":"Object Oriented Specification Approach for Synthesis of Hardware-\/Software Systems","author":"meixner","year":"1999","journal-title":"GI\/ITG\/GMM-Workshop Methoden Beschreibungssprachen Modellierung Verifikation von Schaltungen Systemen"},{"journal-title":"PCFLO Version 5 5 User Manual","article-title":"Foreign Language Interface","year":"2001","key":"ref19"},{"journal-title":"Cadence Design Systems 919 E Hillsdale Blvd","year":"0","key":"ref4"},{"journal-title":"SystemC","year":"2003","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14803"},{"year":"1999","key":"ref5","article-title":"Cynlib: A C++ Library for Hardware Description Reference Manual"},{"key":"ref8","first-page":"313","article-title":"SpecC: Specification Language and Methodology","author":"domer","year":"2000"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1145\/307418.307527","article-title":"Hardware Synthesis from C\/C++ models","author":"de micheli","year":"1999","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2000.839889"},{"key":"ref1","article-title":"A Tutorial Introduction to Rosetta","author":"alexander","year":"2001","journal-title":"Proceedings of the Conference on Hardware Description Languages"},{"article-title":"Real-Time UML","year":"2000","author":"douglass","key":"ref9"},{"key":"ref20","article-title":"DSP design tools shift to SystemC","author":"ohr","year":"2002","journal-title":"EE Times"},{"article-title":"The Unified Modeling Language Reference Manual","year":"1999","author":"rumbaugh","key":"ref22"},{"key":"ref21","first-page":"73","article-title":"A High-Level Hardware Design Methodology Using C++","author":"roth","year":"1999","journal-title":"Proc Workshop High-Level Design Validation and Test"},{"journal-title":"Superlog","year":"2003","key":"ref24"},{"key":"ref23","article-title":"System-level languages won't appear overnight, experts say","author":"santarini","year":"2001","journal-title":"EE Times"},{"article-title":"An Introduction to System Level Modeling in SystemC 2.0","year":"2001","author":"swan","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5017-4"}],"event":{"name":"3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213037.pdf?arnumber=1213037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,15]],"date-time":"2024-12-15T13:22:04Z","timestamp":1734268924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213037","relation":{},"subject":[]}}