{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:50:03Z","timestamp":1729651803923,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213038","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"216-221","source":"Crossref","is-referenced-by-count":1,"title":["Design space exploration methodology for high-performance system-on-a-chip hardware cores"],"prefix":"10.1109","author":[{"given":"A.M.","family":"Sllame","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.3169"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.502191"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.125089"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780195099713.001.0001","author":"back","year":"1996","journal-title":"Evolutionary Algorithms in Theory and Practice"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.822617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.350695"},{"key":"ref4","first-page":"178","article-title":"A Pipeline Scheduling Algorithm for High-Level Synthesis","author":"sllame","year":"2003","journal-title":"proc of IFAC Workshop on Programmable Devices and Systems Conference PDS'03"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115384"},{"journal-title":"High-Level Synthesis Introduction to Chip and System Design","year":"1994","author":"gajski","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.587736"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19951516"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/92.311638","article-title":"Design of a Pipelined Datapath Synthesis System for Digital Signal Processing","volume":"2","author":"jun","year":"1994","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref2","first-page":"87","article-title":"An Evolutionary-Based Algorithm to the Module Selection Process in High-Level Synthesis","author":"sllame","year":"2002","journal-title":"Proceedings of Mendel 2002–8th International Conference on Soft Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.632878"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5037-2"}],"event":{"name":"3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213038.pdf?arnumber=1213038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,14]],"date-time":"2021-06-14T19:37:24Z","timestamp":1623699444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213038","relation":{},"subject":[]}}