{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:30:52Z","timestamp":1725546652321},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213044","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"251-256","source":"Crossref","is-referenced-by-count":0,"title":["Designing for test analog signal processors for MEMS-based inertial sensors"],"prefix":"10.1109","author":[{"given":"J.V.","family":"Calvano","sequence":"first","affiliation":[]},{"given":"M.S.","family":"Lubaszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843861"},{"key":"ref3","article-title":"Synthesizing Testable Electrical Networks with 1st order building blocks","author":"calvano","year":"2001","journal-title":"IEEE Int Mixed Signal Testing Workshop"},{"journal-title":"Introductory System Engineering","year":"1972","author":"truxal","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137561"},{"key":"ref11","article-title":"Fault Detection Methodology for 2nd Order Filters Using Compact Test Vectors Transient Analysis","author":"calvano","year":"1999","journal-title":"Proc of the 3rd Int Workshop on Design of Mixed-Mode integrated Circuits and App"},{"article-title":"Testing and Diagnosis of analog Circuits and Systems","year":"1991","author":"liu-van","key":"ref5"},{"journal-title":"OPAmps for Everyone Texas Instruments Lit Number SLOA088","year":"0","key":"ref12"},{"key":"ref8","article-title":"Fault Diagnosis of Analog Circuits based on Sensitivity Computation and Functional Testing","author":"slamani","year":"1991","journal-title":"IEEE Pacific Test Workshop"},{"journal-title":"Test Process Evaluation Techniques for Analogue and Mixed Signal Integrated Circuits","year":"1996","author":"povazanec","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1023\/A:1011169626409","author":"calvano","year":"2001","journal-title":"Journal of Electronic Testing Theory and Application"},{"article-title":"Principles of Active Network Synthesis and Design","year":"0","author":"anani","key":"ref9"},{"year":"1996","key":"ref1"}],"event":{"name":"3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213044.pdf?arnumber=1213044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:04:51Z","timestamp":1497585891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213044","relation":{},"subject":[]}}