{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:52:35Z","timestamp":1725465155904},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2003.1213064","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T18:38:15Z","timestamp":1082745495000},"page":"370-373","source":"Crossref","is-referenced-by-count":0,"title":["An efficient mechanism for debugging RTL description"],"prefix":"10.1109","author":[{"family":"Jiann-Chyi Ran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi-Yuan Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Hung Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"300","article-title":"Design for strong testability of RTL data paths to provide complete fault efficiency","author":"wada","year":"2000","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"ref3","first-page":"187","article-title":"Effective Error Diagnosis for RTL Designs in HDLs","author":"jiang","year":"2002","journal-title":"VLSI Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893627"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3632-1"},{"key":"ref2","first-page":"1010","article-title":"Towards an Automatic Diagnosis for High-level Validation","author":"khalil","year":"1998","journal-title":"Proceedings of The International Test Conference"},{"key":"ref9","first-page":"660","article-title":"Multiple Error Diagnosis Based on Xlists","author":"boppana","year":"1999","journal-title":"Proc Design Automation Conf"},{"key":"ref1","first-page":"436","article-title":"Hierarchical error diagnosis targeting RTL circuit","author":"boppana","year":"2000","journal-title":"Proceedings of the International Conference on VLSI Design"}],"event":{"name":"3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-03","location":"Calgary, Alta., Canada"},"container-title":["The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8609\/27279\/01213064.pdf?arnumber=1213064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:33:03Z","timestamp":1489429983000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2003.1213064","relation":{},"subject":[]}}