{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:16Z","timestamp":1783788016910,"version":"3.55.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2004.1319851","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"65-68","source":"Crossref","is-referenced-by-count":1,"title":["64-bit hybrid dual-threshold voltage power-aware conditional carry adder design"],"prefix":"10.1109","author":[{"family":"Kuo-Hsing Cheng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shun-Wen Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Chan-Wei Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"131","article-title":"The improvement of conditional sum adder for low power applications","author":"cheng","year":"1998","journal-title":"Proc of IEEE Int'l ASIC Conference"},{"key":"2","first-page":"233","article-title":"64-bit low threshold voltage high-speed conditional carry adder by complementary pass-transistor logic","author":"cheng","year":"2004","journal-title":"Proc of 2004 IEEE Computer Society Annual Symp on VLSI"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/b101914"},{"key":"5","author":"hwang","year":"1976","journal-title":"Computer Arithmetic Principles Architecture and Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6217-4"},{"key":"8","author":"weste","year":"1993","journal-title":"Principle of CMOS VLSI Design 2nd Ed"}],"event":{"name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","location":"Banff, Alta., Canada","acronym":"IWSOC-04"},"container-title":["4th IEEE International Workshop on System-on-Chip for Real-Time Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9224\/29242\/01319851.pdf?arnumber=1319851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:40:56Z","timestamp":1489416056000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2004.1319851","relation":{},"subject":[]}}