{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:09:30Z","timestamp":1725552570372},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2004.1319880","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"210-214","source":"Crossref","is-referenced-by-count":1,"title":["Design strategies for ESD protection in SOC"],"prefix":"10.1109","author":[{"given":"K.","family":"Iniewski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Axelrad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Shibkov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Balasinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Syrzycki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Basic ESD and I\/O Design","year":"1998","author":"dabral","key":"3"},{"key":"2","first-page":"85","article-title":"ESD implantations in 0.18-um salicided CMOS technology for on-chip ESD protection with layout consideration","author":"ker","year":"2001","journal-title":"Proc IEEE Int Physical Failure Analysis Integrated Circuits Symp"},{"journal-title":"SEQUOIA Device Designer User's Guide SEQUOIA Design Systems","year":"1998","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.05.008"},{"year":"1998","author":"iniewski","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/55.915608"},{"key":"5","first-page":"131","article-title":"Achieving uniform nMOS power distribution for submicron ESD reliability","author":"duvvury","year":"0","journal-title":"IEDM 1992"},{"journal-title":"On-Chip ESD Protection for Integrated Circuits","year":"2002","author":"wang","key":"4"},{"key":"9","article-title":"Gain shaping phase locked loop for 2.5 GHz operation","author":"iniewski","year":"2004","journal-title":"ISCAS 2004"},{"year":"2000","author":"iniewski","key":"8"}],"event":{"name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-04","location":"Banff, Alta., Canada"},"container-title":["4th IEEE International Workshop on System-on-Chip for Real-Time Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9224\/29242\/01319880.pdf?arnumber=1319880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T13:21:25Z","timestamp":1489411285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2004.1319880","relation":{},"subject":[]}}