{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T11:53:43Z","timestamp":1761393223416,"version":"3.30.2"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwsoc.2004.1319888","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T13:50:22Z","timestamp":1096379422000},"page":"247-252","source":"Crossref","is-referenced-by-count":4,"title":["SERDES technology for gigabit I\/O communications in storage area networking"],"prefix":"10.1109","author":[{"given":"K.","family":"Iniewski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Badalone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lapointe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Syrzycki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","DOI":"10.26636\/jtit.2004.1.225","article-title":"Process and device requirements for mixed-signal integrated circuits in broadband networking","author":"iniewski","year":"2004","journal-title":"Journal of Telecommunications and Information Technology"},{"key":"15","article-title":"40Gb\/s clock and data recovery \/ 1:4 DEMUX IC in SiGe technology","author":"reinhold","year":"0","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2001"},{"key":"16","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/JSSC.2002.808282","article-title":"An adaptive PAM-4 5-Gb\/s backplane transceiver in 0.25-um CMOS","volume":"38","author":"stonick","year":"2003","journal-title":"IEEE J Solid-St Circ"},{"key":"13","doi-asserted-by":"crossref","first-page":"1958","DOI":"10.1109\/4.890310","article-title":"A 10Gb\/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver","volume":"35","author":"ellermeyer","year":"2000","journal-title":"J Solid State Circuits"},{"key":"14","article-title":"A 10Gb\/s CMOS clock and data recovery circuit with frequency detection","author":"savoj","year":"0","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2001"},{"key":"11","article-title":"A 1.5V 86 mW\/ch 8-Channel 622-3125 Mb\/s\/ch CMOS SerDes Macrocell with selectable Mux\/Demux ratio","author":"yang","year":"2002","journal-title":"ISSCC 2002 Int Solid-State Circuits Conf"},{"key":"12","article-title":"A Quad 3.125 Gbps\/Channel transceiver with analog phase rotators","author":"zheng","year":"2002","journal-title":"ISSCC 2002 Int Solid-State Circuits Conf"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IWQOS.1998.675243"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/49.772435"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015045"},{"key":"10","article-title":"A 62 Gb\/s backplane interconnect ASIC based on 3.1 Gb\/s serial-link technology","author":"landman","year":"2003","journal-title":"IEEE International Solid-State Circuits Conference 2003"},{"key":"7","article-title":"A packet-memory-integrated 44 Gb\/s switching processor with a 10Gb port and 12 Gb ports","author":"lau","year":"2003","journal-title":"International Solid-State Circuits Conference 2003"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/35.894379"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.566194"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993037"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807408"}],"event":{"name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","acronym":"IWSOC-04","location":"Banff, Alta., Canada"},"container-title":["4th IEEE International Workshop on System-on-Chip for Real-Time Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9224\/29242\/01319888.pdf?arnumber=1319888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T19:18:06Z","timestamp":1734549486000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iwsoc.2004.1319888","relation":{},"subject":[]}}