{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:14:49Z","timestamp":1742400889239},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/jetcas.2011.2135590","type":"journal-article","created":{"date-parts":[[2011,5,13]],"date-time":"2011-05-13T18:12:40Z","timestamp":1305310360000},"page":"19-29","source":"Crossref","is-referenced-by-count":23,"title":["Containing the Nanometer \u201cPandora-Box\u201d: Cross-Layer Design Techniques for Variation Aware Low Power Systems"],"prefix":"10.1109","volume":"1","author":[{"given":"Georgios","family":"Karakonstantis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhijit","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810392"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"ref33","author":"shearer","year":"2010","journal-title":"Power Management in Mobile Devices"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117930"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647753"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594282"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403430"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391967"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019803"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.138"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.55"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895531"},{"key":"ref61","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/TVLSI.2007.912144","article-title":"System-level specification testing of wireless transceivers","volume":"16","author":"halder","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413136"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2022197"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025279"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009135"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493857"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(67)90630-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806989"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000675"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2026078"},{"key":"ref50","first-page":"504","article-title":"Mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"ref59","first-page":"331","article-title":"A holistic approach to accurate tuning of RF systems for large and small multi-parameter perturbations","author":"natarajan","year":"2010","journal-title":"IEEE VLSI Test Symp"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117815"},{"key":"ref57","first-page":"441","article-title":"Beating the power limit of LC oscillators","author":"fu","year":"2007","journal-title":"Proc Midwest Symp Circuits Syst"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/5.888993"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2005.1635192"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430249"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606631"},{"key":"ref52","first-page":"191","article-title":"ReVIVaL: A variation tolerant architecture using voltage interpolation and variable latency","author":"liang","year":"2008","journal-title":"Proc ISCA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584080"},{"key":"ref11","first-page":"621","article-title":"Statistical timing analysis considering spatial correlations using a single PERT-like traversal","author":"chang","year":"2003","journal-title":"IEEE Int Conf Comput -Aided Design"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796582"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007491"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24596-4_23"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629397"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref5","author":"shrivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"ref8","year":"2002","journal-title":"Failure Mechanisms and Models for Semiconductor Devices"},{"key":"ref7","first-page":"23","article-title":"A comparative study of NBTI and PBTI (charge trapping) in <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox{SiO}}_{2}\/{\\hbox{HfO}}_{2}$<\/tex> <\/formula> stacks with FUSI, TiN, Re gates","author":"jafar","year":"2006","journal-title":"Proc VLSI Circuits"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref45","first-page":"108","article-title":"Process variation tolerant SRAM design for ultra low voltage applications","author":"kulkarni","year":"2008","journal-title":"IEEE Design Autom Conf"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref47","year":"2006","journal-title":"CMOS9SF_V2000_IBM"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016665"},{"key":"ref41","first-page":"670","article-title":"A voltage-scalable &#38; process variation resilient hybrid SRAM architecture for MPEG-4 videoprocessors","author":"chang","year":"2009","journal-title":"IEEE Design Autom Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/5772128\/05766061.pdf?arnumber=5766061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:12Z","timestamp":1633909932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5766061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":63,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2011.2135590","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}