{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:57:22Z","timestamp":1777129042673,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jetcas.2012.2193511","type":"journal-article","created":{"date-parts":[[2012,6,7]],"date-time":"2012-06-07T14:02:51Z","timestamp":1339077771000},"page":"200-209","source":"Crossref","is-referenced-by-count":19,"title":["Analysis of Noncoherent ASK Modulation-Based RF-Interconnect for Memory Interface"],"prefix":"10.1109","volume":"2","author":[{"given":"Yanghyo","family":"Kim","sequence":"first","affiliation":[]},{"given":"Sai-Wang","family":"Tam","sequence":"additional","affiliation":[]},{"given":"Gyung-Su","family":"Byun","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Lan","family":"Nan","sequence":"additional","affiliation":[]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"ref12","first-page":"488","article-title":"An 8.4 Gb\/s 2.5pJ\/b mobile memory I\/O interface using simultaneous bidirectional (base+RF) band signaling","author":"byun","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"ref14","first-page":"50","article-title":"An 8 Gb\/s\/pin 4pJ\/b\/pin single-t-line dual (base+RF) band simultaneous bidirectional mobile memory I\/O interface with inter-channel interference suppression","author":"kim","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837964"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022918"},{"key":"ref18","author":"lathi","year":"2009","journal-title":"Modern Digital and Analog Communication Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560338"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894821"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2007.447"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838007"},{"key":"ref8","first-page":"90","article-title":"A simultaneous tri-band on-chip RF-interconnect for future network-on-chip","author":"tam","year":"2009","journal-title":"VLSI Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.920578"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2007.4290322"},{"key":"ref1","author":"dally","year":"2008","journal-title":"Digital Systems Engineering"},{"key":"ref9","first-page":"322","article-title":"A 2.7 Gb\/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems","author":"xu","year":"2003","journal-title":"IEEE ISSCC Dig Tech Paper"},{"key":"ref20","author":"xiong","year":"2006","journal-title":"Digital Modulation Techniques"},{"key":"ref22","author":"pozar","year":"2005","journal-title":"Microwave Engineering"},{"key":"ref21","author":"razavi","year":"2011","journal-title":"RF Microelectronics"},{"key":"ref24","first-page":"138","article-title":"A 6 Gb\/s\/pin pseudo-differential signaling using common-mode noise rejection techniques without reference signal for DRAM interfaces","author":"ha","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6213508\/06202362.pdf?arnumber=6202362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,13]],"date-time":"2017-11-13T19:30:04Z","timestamp":1510601404000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6202362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2193511","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}