{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T15:12:46Z","timestamp":1718032366514},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jetcas.2012.2193839","type":"journal-article","created":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T18:03:25Z","timestamp":1338573805000},"page":"257-265","source":"Crossref","is-referenced-by-count":9,"title":["Design of Simultaneous Bi-Directional Transceivers Utilizing Capacitive Coupling for 3DICs in Face-to-Face Configuration"],"prefix":"10.1109","volume":"2","author":[{"given":"Myat Thu Linn","family":"Aung","sequence":"first","affiliation":[]},{"given":"Eric","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Takefumi","family":"Yoshikawa","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"463","article-title":"System on chip with 1.12 mW-32 Gb\/s AC-coupled 3D memory interface","author":"canegallo","year":"2009","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831448"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234260"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859881"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914762"},{"key":"ref15","first-page":"66","article-title":"A 2 Gb\/s\/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","volume":"432","author":"zerbe","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838007"},{"key":"ref4","first-page":"140","article-title":"A 160 Gb\/s interface design configuration for multichip LSI","volume":"1","author":"ezaki","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845560"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040310"},{"key":"ref2","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIP.2008.4752966"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905230"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6213508\/06210406.pdf?arnumber=6210406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T00:30:09Z","timestamp":1510619409000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6210406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2193839","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}