{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:03:11Z","timestamp":1761580991112},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jetcas.2012.2193933","type":"journal-article","created":{"date-parts":[[2012,6,7]],"date-time":"2012-06-07T18:02:51Z","timestamp":1339092171000},"page":"314-321","source":"Crossref","is-referenced-by-count":2,"title":["A High-Frequency Compensated Crosstalk and ISI Equalizer for Multi-Channel On-Chip Interconnect in 130-nm CMOS"],"prefix":"10.1109","volume":"2","author":[{"given":"Jaewon","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woojae","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136630"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161394"},{"key":"ref5","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref7","author":"baker","year":"2005","journal-title":"CMOS circuit design layout simulation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897165"},{"key":"ref9","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6213508\/06198292.pdf?arnumber=6198292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T00:30:11Z","timestamp":1510619411000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6198292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":10,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2193933","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}