{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:47Z","timestamp":1763724287185},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jetcas.2012.2193936","type":"journal-article","created":{"date-parts":[[2012,6,7]],"date-time":"2012-06-07T18:02:51Z","timestamp":1339092171000},"page":"278-294","source":"Crossref","is-referenced-by-count":72,"title":["Swizzle-Switch Networks for Many-Core Systems"],"prefix":"10.1109","volume":"2","author":[{"given":"Korey","family":"Sewell","sequence":"first","affiliation":[]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Manville","sequence":"additional","affiliation":[]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[]},{"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[]},{"given":"Geoffrey","family":"Blake","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Cieslak","sequence":"additional","affiliation":[]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999981"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.30"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"ref34","first-page":"41","article-title":"Ccc: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors","author":"li","year":"2003","journal-title":"Proc Euromicro Symp Digital Syst Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.45"},{"key":"ref1","first-page":"7","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proc Int Symp High-Performance Comput Architec"},{"key":"ref20","article-title":"Techniques for producing 3-D ics with high-density interconnect","author":"gupta","year":"2004","journal-title":"21st Int VLSI Multilevel Interconnect Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref21","article-title":"The IBM blue gene\/q compute chip+simd floating-point unit","author":"haring","year":"2011","journal-title":"HotChips Symp High-Performance Chips"},{"key":"ref24","year":"2008","journal-title":"Intel product brief"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy-and performance-aware mapping for regular NOC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232000"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"ref50","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref51","first-page":"378","article-title":"Power and performance comparison of crossbars and buses as on-chip interconnect structures","volume":"1","author":"zhang","year":"1999","journal-title":"Conf Rec 33rd Asilomar Conf In Signals Syst Comput"},{"key":"ref52","first-page":"10","article-title":"A study of the on-chip interconnection network for the IBM cyclops64 multi-core architecture","author":"zhang","year":"2006","journal-title":"Proc Int Symp Parallel Distrib Process"},{"key":"ref10","article-title":"Networks for multi-core chips: A contrarian view","author":"borkar","year":"2007","journal-title":"Int Symp Low Power Electron Design"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1145\/1150019.1136515","article-title":"Interconnect-aware coherence protocols for chip multiprocessors","author":"cheng","year":"2006","journal-title":"Proc 33rd Int Symp Comput Archit"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref12","author":"culler","year":"1998","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"ref13","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"ref15","first-page":"190","article-title":"Centip3de: A 3930 dmips\/w configurable near-threshold 3-D-stacked system w\/64 arm cortex-m3 cores","author":"fick","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref3","year":"2010","journal-title":"ARM Databrief"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243841"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341521"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc 30th Annu Int Symp Comput Archit"},{"key":"ref45","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A many-core <ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula>86 architecture for visual computing","author":"seiler","year":"2008","journal-title":"ACM Trans Graphics"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179895"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645226"},{"key":"ref42","first-page":"81","article-title":"A 1.07 tbit\/s 128 <ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 128 swizzle network for SIMD processors","author":"satpathy","year":"2010","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref41","first-page":"138","article-title":"Swift: A 2.1 tb\/s 32 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 32 self-arbitrating manycore interconnect fabric","author":"satpathy","year":"2011","journal-title":"Proc 2011 Symp VLSI Circuits Dig"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.40"},{"key":"ref43","first-page":"478","article-title":"A 4.5 tb\/s 3.4 tb\/s\/w 64 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45 nm CMOS","author":"satpathy","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6213508\/06202361.pdf?arnumber=6202361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T06:32:24Z","timestamp":1687501944000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6202361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":52,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2193936","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}