{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T20:56:13Z","timestamp":1762808173613},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/jetcas.2012.2223553","type":"journal-article","created":{"date-parts":[[2012,11,27]],"date-time":"2012-11-27T19:02:33Z","timestamp":1354042953000},"page":"692-703","source":"Crossref","is-referenced-by-count":28,"title":["Power Distribution in TSV-Based 3-D Processor-Memory Stacks"],"prefix":"10.1109","volume":"2","author":[{"given":"Suhas M.","family":"Satheesh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"TSV modeling and noise coupling in 3-D IC","author":"kim","year":"2006","journal-title":"Proc 1st Electron Syst Integration Technol Conf"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.47.2801"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/S0040-6090(03)00533-9"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248922"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2004.1320373"},{"key":"ref36","first-page":"1","article-title":"A 32 nm logic technology featuring 2nd-Generation high-k<formula formulatype=\"inline\"><tex Notation=\"TeX\">${+}$<\/tex> <\/formula> metal-gate transistors, enhanced channel strain and 0.171 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref34","article-title":"3-D TSV interconnect program&#x2014;An overview","author":"arakalgud","year":"2010","journal-title":"SEMATECH Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007472"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"ref13","article-title":"International technology roadmap for semiconductors (ITRS)","year":"2011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053565"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038165"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531605"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416531"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373894"},{"key":"ref28","article-title":"DRIE achievements for TSV covering via first and via last strategies","author":"puech","year":"2008","journal-title":"Proc Adv Technol Workshop 3-D Packag"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.924068"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007478"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2009.2034317"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2011.6107716"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref2","author":"pavlidis","year":"2009","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","author":"bakir","year":"2008","journal-title":"Integrated Interconnect Technologies for 3-D Nanoelectronic Systems"},{"key":"ref1","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016614"},{"key":"ref20","first-page":"772","article-title":"Mid-process through silicon vias technology using tungsten metallization: Process optimization and electrical results","author":"pares","year":"2009","journal-title":"Proc IEEE Electron Packag Technol Conf"},{"key":"ref45","first-page":"179","article-title":"Congestion-aware power grid optimization for 3-D circuits using MIM and CMOS decoupling capacitors","author":"zhou","year":"2009","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2010.5488931"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783204"},{"key":"ref42","year":"0","journal-title":"NCSU 45 nm Process Design Kit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101771"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.120"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref43","first-page":"1","article-title":"3-D chip stack with integrated decoupling capacitors","author":"dang","year":"2009","journal-title":"Proc IEEE Int Electron Compon Technol Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5073990"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6374244\/06362242.pdf?arnumber=6362242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:57Z","timestamp":1633909857000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6362242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2223553","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}