{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T21:07:51Z","timestamp":1792962471608,"version":"4.5.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/jetcas.2012.2223593","type":"journal-article","created":{"date-parts":[[2012,12,10]],"date-time":"2012-12-10T19:36:44Z","timestamp":1355168204000},"page":"714-722","source":"Crossref","is-referenced-by-count":106,"title":["3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS"],"prefix":"10.1109","volume":"2","author":[{"given":"P.","family":"Batude","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Arcamone","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Arndt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Coudrain","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.-E","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.40"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131637"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1021\/nl101586s"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.119"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2009.152"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.914085"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479048"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177005"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/19\/30\/305302"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703404"},{"key":"ref40","first-page":"271","article-title":"Setting up 3-D sequential integration for back-illuminated CMOS image sensors with highly miniaturized pixels with low temperature fully depleted SOI transistors","author":"coudrain","year":"2008","journal-title":"IEEE Int Electron Device Meet (IEDM)"},{"key":"ref11","first-page":"219","article-title":"World's first monolithic 3-D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Dig Tech Papers Symp VLSI Technol"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810465"},{"key":"ref13","first-page":"181","article-title":"3-D GOI CMOSFETs with novel IrO<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_2$<\/tex> <\/formula>(Hf) dual gates and high-k dielectric on 1P6M-0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m-CMOS","author":"yu","year":"2004","journal-title":"Tech Dig Int Electron Devices Meet (IEDM)"},{"key":"ref14","first-page":"166","article-title":"GeOI and SOI 3-D monolithic cell integrations for high density applications","author":"batude","year":"2009","journal-title":"Proc Symp Very Large Scale Integr (VLSI) Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref16","first-page":"158","article-title":"Demonstration of low temperature 3-D sequential FDSOI integration down to 50 nm gate length","author":"batude","year":"2011","journal-title":"Proc Symp Very Large Scale Integr (VLSI) Tech Dig"},{"key":"ref17","first-page":"169","article-title":"FDSOI devices: A solution to achieve low junction leakage with low temperature processes (<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\leq 650^{\\circ}$<\/tex><\/formula>C)","author":"sklnard","year":"0","journal-title":"13th Int Conf Ultimate Integrat Silicon"},{"key":"ref18","first-page":"34","article-title":"Gate-last vs. gate-first technology for aggressively scaled EOT logic\/RF CMOS","author":"veloso","year":"2011","journal-title":"Proc Symp Very Large Scale Integr (VLSI) Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488391"},{"key":"ref28","year":"0"},{"key":"ref4","first-page":"47","article-title":"Enabling 3-D monolithic integration","volume":"16","author":"batude","year":"2008","journal-title":"Proc Electro-Chemical Soc (ECS) Spring Meet"},{"key":"ref27","year":"0"},{"key":"ref3","first-page":"220","article-title":"Highly cost effective and high performance 65 nm S3 (stacked single-crystal Si) SRAM technology with 25F2, 0.16 um<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> cell and doubly stacked SSTFT cell transistors for ultra-high density and high speed applications","author":"jung","year":"2005","journal-title":"Dig Tech Papers Symp VLSI Technol"},{"key":"ref6","first-page":"82","article-title":"High speed and highly cost effective 72 M bit density S3 SRAM technology with doubly stacked Si layers, peripheral only CoSi<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_{\\rm x}$<\/tex><\/formula> layers and tungsten shunt W\/L scheme for standalone and embedded memory","author":"jung","year":"2007","journal-title":"Dig Tech Papers Symp VLSI Technol"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1021\/nl052134m"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339735"},{"key":"ref8","first-page":"729","article-title":"A novel BiCMOS technology using selective epitaxy growth and lateral solid phase epitaxial","author":"liu","year":"2001","journal-title":"IEEE Int Electron Device Meet (IEDM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.883286"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","volume":"2","author":"garrou","year":"2008","journal-title":"Handbook of 3-D Integration Technology and Applications of 3-D Integrated Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424392"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","author":"garrou","year":"2008","journal-title":"Handbook of 3-D Integration Technology and Applications of 3-D Integrated Circuits"},{"key":"ref20","first-page":"1","article-title":"Architecture of 3-D memory cell array on 3-D IC","author":"lee","year":"2012","journal-title":"IEEE Int Memory Workshops"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346902"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"ref21","first-page":"1","article-title":"Monolithic 3-D-ICs with single crystal silicon layers","author":"sekar","year":"2012","journal-title":"IEEE 3-D Syst Integrat Conf"},{"key":"ref42","first-page":"252","article-title":"Wafer-scale 3-D integration of InGaAs image sensors with Si readout circuits","author":"chen","year":"2009","journal-title":"Proc IEEE Int Conf 3-D Syst Integrat"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/IEDM.1987.191362","article-title":"three dimensional ic for high performance image signal processor","author":"nishimura","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2132801"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref43","article-title":"New integration technology of CIS for high sensitivity small pixel","author":"kim","year":"2009","journal-title":"Int Image Sensor Workshop"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6374244\/06374247.pdf?arnumber=6374247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:26:08Z","timestamp":1638217568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6374247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2223593","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}