{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T21:40:54Z","timestamp":1648762854405},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/jetcas.2012.2226376","type":"journal-article","created":{"date-parts":[[2012,12,10]],"date-time":"2012-12-10T19:36:44Z","timestamp":1355168204000},"page":"653-657","source":"Crossref","is-referenced-by-count":0,"title":["Editorial"],"prefix":"10.1109","volume":"2","author":[{"given":"Giovanni","family":"De Micheli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maciej","family":"Ogorzalek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"188","article-title":"Nonvolatile 3-D-FPGA with monolithically stacked RRAM-based configuration memory","author":"liauw","year":"2012","journal-title":"Int Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1126\/science.290.5495.1315"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1754","DOI":"10.1126\/science.1132394","article-title":"Heterogeneous three-dimensional electronics by use of printed semiconductor nanomaterials","volume":"314","author":"ahn","year":"2006","journal-title":"Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.04.021"},{"key":"ref5","first-page":"130","article-title":"8 Gb 3-D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"2009","journal-title":"Int Solid-State Circuits Conf"},{"key":"ref8","author":"pavlidis","year":"2009","journal-title":"Integrated Circuit Design"},{"key":"ref7","first-page":"577","article-title":"Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects","author":"wei","year":"2009","journal-title":"IEEE Int Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164930"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/cr068123a"},{"key":"ref1","year":"0"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5503868\/6374244\/06374253.pdf?arnumber=6374253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:26:08Z","timestamp":1638217568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6374253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":11,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2012.2226376","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}