{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T05:43:37Z","timestamp":1777787017082,"version":"3.51.4"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CSIC","award":["201450E034"],"award-info":[{"award-number":["201450E034"]}]},{"name":"Spanish Government","award":["TEC2010-16870"],"award-info":[{"award-number":["TEC2010-16870"]}]},{"name":"Spanish Government","award":["IPT2012-0695-390000"],"award-info":[{"award-number":["IPT2012-0695-390000"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/jetcas.2014.2315878","type":"journal-article","created":{"date-parts":[[2014,4,15]],"date-time":"2014-04-15T18:04:47Z","timestamp":1397585087000},"page":"203-215","source":"Crossref","is-referenced-by-count":27,"title":["A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits"],"prefix":"10.1109","volume":"4","author":[{"given":"Erica","family":"Tena-Sanchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.202"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855939"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref32","first-page":"255","article-title":"Security evaluation of DPA countermeasures using dual-rail pre-charge logic style","author":"suzuki","year":"2006","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref31","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0209.0247"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404425"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160375"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165862"},{"key":"ref27","first-page":"427","article-title":"Information theoretic evaluation of side-channel resistant logic styles","author":"mac\ufffd","year":"2007","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674866"},{"key":"ref2","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, other systems","author":"kocher","year":"1996","journal-title":"Proc Int Cryptol Conf"},{"key":"ref1","author":"schneier","year":"1996","journal-title":"Applied Cryptography Protocols Algorithms and Source Code in C"},{"key":"ref20","first-page":"351","article-title":"Side-channel leakage of masked CMOS gates","author":"mangard","year":"2005","journal-title":"Proc Topics in Cryptology"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20080041"},{"key":"ref21","first-page":"157","article-title":"Successfully attacking masked AES hardware implementations","author":"mangard","year":"2005","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.104"},{"key":"ref23","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693234"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464774"},{"key":"ref50","first-page":"354","article-title":"Prototype IC with WDDL and differential routing?DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954990"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref55","author":"vijaykumar","year":"2012","journal-title":"DPA resistance of cryptographic circuits considering temperature and process variations"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCom.2013.6719819"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882218"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019411"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"ref12","first-page":"187","article-title":"Simplified adaptive multiplicative masking for AES and its secure implementation","author":"trichina","year":"2002","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.25"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1007\/3-540-48059-5_15","article-title":"DES and diferential power analysis?The ?duplication? method","author":"goubin","year":"1999","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref16","first-page":"309","article-title":"An implementation of DES and AES, secure against some attacks","author":"akkar","year":"2001","journal-title":"Proc Workshop Cryptograph Hardware Embedded Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/11502760_28"},{"key":"ref18","first-page":"463","article-title":"Private circuits: Securing hardware against probing attacks","author":"ishai","year":"2003","journal-title":"Proc Int Cryptol Conf"},{"key":"ref19","author":"suzuki","year":"2004","journal-title":"Random Switching Logic A Countermeasure against DPA based on Transition Probability"},{"key":"ref4","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Int Cryptol Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref6","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"546","DOI":"10.1109\/TCSII.2010.2048400","article-title":"A low overhead DPA countermeasure circuit based on ring oscillators","volume":"57","author":"liu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref49","article-title":"Specification of the 3GPP confidentiality and integrity algorithms; Document 2: KASUMI specification","year":"2007"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015327"},{"key":"ref9","first-page":"252","article-title":"Leakage-based differential power analysis (LDPA) on sub-90 nm CMOS cryptosystems","author":"lin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2193115"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.113"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275004"},{"key":"ref47","article-title":"Specification of the 3GPP confidentiality and integrity algorithms","year":"1999"},{"key":"ref42","first-page":"232","article-title":"Three-phase dual-rail pre-charge logic","author":"bucci","year":"2006","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.01.020"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696147"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2046505"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/6827986\/06798770.pdf?arnumber=6798770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:13Z","timestamp":1642004233000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6798770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":57,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2014.2315878","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}