{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T18:21:41Z","timestamp":1778523701047,"version":"3.51.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/jetcas.2014.2361061","type":"journal-article","created":{"date-parts":[[2014,10,21]],"date-time":"2014-10-21T18:52:44Z","timestamp":1413917564000},"page":"460-474","source":"Crossref","is-referenced-by-count":35,"title":["A Nonvolatile Associative Memory-Based Context-Driven Search Engine Using 90 nm CMOS\/MTJ-Hybrid Logic-in-Memory Architecture"],"prefix":"10.1109","volume":"4","author":[{"given":"Hooman","family":"Jarollahi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Gripon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noboru","family":"Sakimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271922"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0886-z"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1145\/1816038.1816012","article-title":"Resistive computation: Avoiding the power wall with low-leakage, STT-MRAM based computing","author":"guo","year":"2010","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488866"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.80"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2554","DOI":"10.1073\/pnas.79.8.2554","article-title":"Neural networks and physical systems with emergent collective computational abilities","volume":"79","author":"hopfield","year":"1982","journal-title":"Proc Nat Acad Sci"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567594"},{"key":"ref18","article-title":"Algorithm and architecture for a low-power content-addressable memory based on sparse clustered networks","author":"jarollahi","year":"2014","journal-title":"IEEE Trans Very Large Scale (VLSI) Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2304738"},{"key":"ref4","first-page":"106c","article-title":"Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine","author":"matsunaga","year":"2013","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.14"},{"key":"ref5","article-title":"Layeredtrees: Most specific prefix based pipelined design for on-chip IP address lookups","author":"chang","year":"2013","journal-title":"IEEE Trans Computers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986075"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2006.872576"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.210"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2146789"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/6970761\/06932498.pdf?arnumber=6932498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:50Z","timestamp":1642003250000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6932498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2014.2361061","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}