{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:03:04Z","timestamp":1774890184206,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"French national agency"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["(61071072)"],"award-info":[{"award-number":["(61071072)"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jetcas.2014.2374291","type":"journal-article","created":{"date-parts":[[2014,12,3]],"date-time":"2014-12-03T19:18:00Z","timestamp":1417634280000},"page":"28-39","source":"Crossref","is-referenced-by-count":59,"title":["Yield and Reliability Improvement Techniques for Emerging Nonvolatile STT-MRAM"],"prefix":"10.1109","volume":"5","author":[{"given":"Wang","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liuyang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dafine","family":"Ravelosona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1983.1056763"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1978.1055963"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.3109792"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.L1267"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1l","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"J Magn Magn Mater"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref37","first-page":"1","article-title":"Test and reliability of magnetic random access memories","author":"azevedo","year":"2011","journal-title":"GDR SOC-SIP'11"},{"key":"ref36","first-page":"63","article-title":"Test algorithm and BIST design for MRAM write disturbance fault","volume":"15","author":"chen","year":"2008","journal-title":"Int J Elect Eng CIEE"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181510"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173239"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1983.1056723"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.893572"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181510"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2210420"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.922801"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/24.994929"},{"key":"ref18","first-page":"81","article-title":"An integrated ECC and redundancy repair scheme for memory reliability enhancement","author":"su","year":"2005","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2173220"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479129"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1488","DOI":"10.1126\/science.1065389","article-title":"Spintronics: A spin-based electronics vision for the future","volume":"294","author":"wolf","year":"2001","journal-title":"Science"},{"key":"ref29","year":"2012","journal-title":"Manuel of Design Kit for CMOS 40 nm"},{"key":"ref5","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691029"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-7021(06)71539-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"ref1","year":"2012","journal-title":"International Technology Roadmap for Semiconductor (ITRS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2195677"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancy","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Intger (VLSI) Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2319"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.3576937"},{"key":"ref42","first-page":"1","article-title":"Iterative cross-entropy encoding for memory systems with stuck-at errors","author":"hwang","year":"2011","journal-title":"Proc IEEE Globecom"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref41","first-page":"52","article-title":"Coding in a memory with defective cells","volume":"10","author":"kusnetsov","year":"1974","journal-title":"Probl Pered Inform"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"ref43","first-page":"66","author":"lin","year":"2004","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7056407\/06973044.pdf?arnumber=6973044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:30Z","timestamp":1642003590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6973044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2014.2374291","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}