{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:04:02Z","timestamp":1759385042596},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jetcas.2015.2398231","type":"journal-article","created":{"date-parts":[[2015,2,23]],"date-time":"2015-02-23T19:22:31Z","timestamp":1424719351000},"page":"17-27","source":"Crossref","is-referenced-by-count":11,"title":["Emitter-Coupled Spin-Transistor Logic: Cascaded Spintronic Computing Beyond 10 GHz"],"prefix":"10.1109","volume":"5","author":[{"given":"Joseph S.","family":"Friedman","sequence":"first","affiliation":[]},{"given":"Bruce W.","family":"Wessels","sequence":"additional","affiliation":[]},{"given":"Gokhan","family":"Memik","sequence":"additional","affiliation":[]},{"given":"Alan V.","family":"Sahakian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.154"},{"key":"ref32","first-page":"1181","article-title":"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors","volume":"e75 c","author":"yamashina","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.phpro.2010.01.157"},{"key":"ref34","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1126\/science.1120506","article-title":"Majority logic gate for magnetic quantum-dot cellular automata","volume":"311","author":"imre","year":"2006","journal-title":"Science"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1688","DOI":"10.1126\/science.1108813","article-title":"Magnetic domain-wall logic","volume":"309","author":"allwood","year":"2005","journal-title":"Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature05833"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2000812"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.105.117202"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/2765491.2765517","article-title":"Emitter-coupled spin-transistor logic","author":"friedman","year":"2012","journal-title":"2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.08.012"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.3589987"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.102730"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.165336"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2211892"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature02014"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810467"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/20.649887"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.369932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206833"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1466","DOI":"10.1126\/science.287.5457.1466","article-title":"Room temperature magnetic quantum cellular automata","volume":"287","author":"cowburn","year":"2000","journal-title":"Science"},{"key":"ref1","year":"2012","journal-title":"Handbook of Spin Transport and Magnetism"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1637954"},{"key":"ref22","author":"millman","year":"1979","journal-title":"Microelectronics Digital and Analog Circuits and Systems"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1049\/el:20020214","article-title":"InAS-based heterojunction bipolar transistors","volume":"38","author":"averett","year":"2002","journal-title":"Electron Lett"},{"key":"ref24","author":"nagel","year":"1973","journal-title":"Spice (Simulation Program with Integrated Circuit Emphasis)"},{"key":"ref23","year":"2012","journal-title":"?NBSG86A ?"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064151"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1201\/b12491","author":"ayers","year":"2003","journal-title":"Analysis and Design of Digital Integrated Circuits"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7056407\/07047244.pdf?arnumber=7047244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T13:53:34Z","timestamp":1651326814000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7047244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2015.2398231","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}