{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:32:02Z","timestamp":1772908322275,"version":"3.50.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MOST of Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/jetcas.2015.2426531","type":"journal-article","created":{"date-parts":[[2015,5,11]],"date-time":"2015-05-11T18:26:44Z","timestamp":1431368804000},"page":"183-193","source":"Crossref","is-referenced-by-count":66,"title":["Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices"],"prefix":"10.1109","volume":"5","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Albert","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Pin-Cheng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chrong Jung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ya-Chin","family":"King","sequence":"additional","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Tzu-Kun","family":"Ku","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247678"},{"key":"ref38","first-page":"1","article-title":"A fast and low-voltage Cu complementary-atom-switch 1 Mb array with high-temperature retention","author":"banno","year":"2014","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref33","first-page":"24.1.1","article-title":"Extended scalability of perpendicular STT-MRAM towards sub-20 nm MTJ node","author":"kim","year":"2011","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047131"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582108"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047136"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724551"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479127"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479129"},{"key":"ref28","first-page":"428","article-title":"Bitline-capacitance-cancelation sensing scheme with 11 ns read latency and maximum read throughput of 2.9 GB\/s in 65 nm embedded flash for automotive","author":"jefremow","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","first-page":"330","article-title":"66.3KIOPS-random-read 690 MB\/s-sequential-read universal flash storage device controller with unified memory extension","author":"watanabe","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","first-page":"302","article-title":"A non-volatile look-up table design using PCM (phase-change memory) cells","author":"wen","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","first-page":"38","article-title":"Value creation in SOC\/MCU applications by embedded nonvolatile memory evolutions","author":"hatanaka","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176866"},{"key":"ref20","first-page":"430","article-title":"A 3.2 Gb\/s\/pin 8 Gb 1.0 V LPDDR4 SDRAM with integrated ECC engine for sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6T SRAM with VMIN enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"230","article-title":"A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref24","first-page":"334","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming","author":"park","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","first-page":"326","article-title":"A 128 Gb MLC NAND-flash device using 16 nm planar cell","author":"helm","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref26","first-page":"212","article-title":"40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data","author":"kono","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref25","first-page":"328","article-title":"A 93.4 mm2 64 Gb MLC NAND-flash memory with 16 nm CMOS technology","author":"choi","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2010.5488918"},{"key":"ref51","first-page":"10.3.1","article-title":"Ultra high density 3D via RRAM in pure 28 nm CMOS process","author":"hsieh","year":"2013","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131647"},{"key":"ref55","article-title":"Engineering nonlinearity into memristors for passive crossbar applications","author":"yang","year":"2012","journal-title":"Appl Phys Lett"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865164"},{"key":"ref53","first-page":"6.7.1","article-title":"3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector","author":"jo","year":"2014","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref52","first-page":"87","article-title":"A new approach for improving operating margin of unipolar ReRAM using local minimum of reset voltage","author":"sakotsubo","year":"2010","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722184"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref14","first-page":"1","article-title":"ReRAM-based 4T2R nonvolatile TCAM with 7<ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> NVM-stress reduction, 4<ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref16","first-page":"44","article-title":"A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref18","first-page":"244","article-title":"A 32 kb SRAM for error-free and error-tolerant applications with dynamic energy-quality management in 28 nm CMOS","author":"frustaci","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high- <ref_formula><tex Notation=\"TeX\">$\\kappa$<\/tex><\/ref_formula> metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","first-page":"334","article-title":"An 82 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm A\/MHz}$<\/tex><\/ref_formula> microcontroller with embedded FeRAM for energy-harvesting applications","author":"zwerg","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783209"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2014.7021430"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059068"},{"key":"ref49","first-page":"6.8.1","article-title":"High-drive current ( <ref_formula><tex Notation=\"TeX\">$&#x003E;$<\/tex> <\/ref_formula>1 MA\/cm2) and highly nonlinear ( <ref_formula><tex Notation=\"TeX\">$&#x003E;$<\/tex><\/ref_formula>103) TiN\/Amorphous-Silicon\/TiN scalable bidirectional selector with excellent reliability and its variability impact on the 1S1R array performance","author":"zhang","year":"2014","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref46","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref45","first-page":"210","article-title":"A 130.7 mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref48","first-page":"20.4.1","article-title":"Real-time study of switching kinetics in integrated 1T\/HfOx1R RRAM: Intrinsic tunability of set\/reset voltage and trade-off with switching time","author":"koveshnikov","year":"2012","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref47","first-page":"20.6.1","article-title":"Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultra-low power operation","author":"wang","year":"2012","journal-title":"IEEE Int Electron Devices Meet Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259713"},{"key":"ref41","first-page":"332","article-title":"Embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1 V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref44","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1 GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref43","first-page":"210","article-title":"A 4 Mb conductive-bridge resistive memory with 2.3 GB\/s read-throughput and 216 MB\/s program-throughput","author":"wataru","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7120202\/07105421.pdf?arnumber=7105421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:48Z","timestamp":1642003308000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7105421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":56,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2015.2426531","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}