{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:41Z","timestamp":1772119481308,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/jetcas.2015.2502166","type":"journal-article","created":{"date-parts":[[2015,12,21]],"date-time":"2015-12-21T20:01:35Z","timestamp":1450728095000},"page":"561-573","source":"Crossref","is-referenced-by-count":74,"title":["A Scaling-Friendly Low-Power Small-Area &lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$\\Delta\\Sigma$&lt;\/tex&gt;&lt;\/formula&gt; ADC With VCO-Based Integrator and Intrinsic Mismatch Shaping Capability"],"prefix":"10.1109","volume":"5","author":[{"given":"Kyoungtae","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yeonam","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"1548","DOI":"10.1109\/JSSC.2014.2321063","article-title":"A 0.039 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> inverter-based 1.82 mW 68.6 dB-SNDR 10 MHz-BW CT- <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula>-ADC in 65 nm CMOS using power- and area-efficient design techniques","volume":"49","author":"zeller","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref38","article-title":"A 1.2 V 64 fJ\/conversion-step continuous-time <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator using asynchronous SAR quantizer and digital <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> truncator","author":"tsai","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref33","first-page":"60","article-title":"A 75.1 dB SNDR 840MS\/s CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator with 30 MHz bandwidth and 46.4 fJ\/conv FOM in 55 nm CMOS","author":"lo","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022298"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191210"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046230"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143790"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref35","first-page":"160","article-title":"A 10 MHz BW 50 fJ\/conv. Continuous time <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator with high-order single opamp integrator using optimization-based design method","author":"matsukawa","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref34","first-page":"1","article-title":"A 69.8 dB SNDR 3rd-order continuous time Delta-Sigma modulator with an ultimate low power tuning system for a worldwide digital TV-receiver","author":"matsukawa","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/82.204108"},{"key":"ref40","first-page":"172","article-title":"A 1.2 V 2 MHz BW 0.084 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC with <ref_formula> <tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>97.7 dBc THD and 80 dB DR using low-latency DEM","author":"huang","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","first-page":"2006","article-title":"A 10 MHz-BW 5.6 mW 70 dB SNDR <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC using VCO-based integrators with intrinsic DEM","author":"lee","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref12","first-page":"1","article-title":"A 1.8 mW 2 MHz-BW 66.5 dB SNDR <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC using VCO-based integrators with intrinsic CLA","author":"lee","year":"2013","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"ref13","first-page":"1","article-title":"A 0.04- <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex> <\/ref_formula> modular <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC with VCO-based integrator and 0.9-mV 71-dB SNDR distributed digital DAC calibration","author":"yoon","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","article-title":"A 12b ENOB, 2.5 MHz-BW, 4.8mV VCO-Based 0-1 MASH ADC with direct digital background nonlinearity calibration","author":"ragab","year":"2015","journal-title":"IEEE Custom Integr Circuits Conf"},{"key":"ref15","first-page":"1","article-title":"A hybrid SAR-VCO delta-sigma ADC with first-order noise shaping","author":"sanyal","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref16","first-page":"926","article-title":"A purely-VCO-based single-loop high-order continuous-time delta sigma ADC","author":"yoon","year":"2014","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2327342"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164965"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2407434"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010978"},{"key":"ref4","first-page":"3344","article-title":"A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC with VCO-Based integrator and quantizer implemented in 0.13 um CMOS","volume":"45","author":"park","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref6","first-page":"1","article-title":"An uncalibrated 2 MHz, 6 mW, 63.5 dB SNDR discrete-time input VCO-based <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC","author":"hamilton","year":"2012","journal-title":"Proc IEEE Custon Integr Circuits Conf"},{"key":"ref29","first-page":"245","article-title":"A 7.5 mW 9 MHz CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> modulator in 65 nm CMOS with 69 dB SNDR and reduced sensitivity to loop delay variations","author":"andersson","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref5","first-page":"152","article-title":"A 16 mW 78 dB-SNDR 10 MHz-BW CT- <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC using residue-cancelling VCO-based quantizer","author":"reddy","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.476173"},{"key":"ref7","first-page":"1","article-title":"A hybrid SAR-VCO delta-sigma ADC with first-order noise shaping","author":"sanyal","year":"2014","journal-title":"Proc IEEE Custon Integr Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref20","first-page":"4021","article-title":"Impact of MOS threshold-voltage mismatch in current-steering DACs for CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> modulators","author":"andersson","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1109\/JSSC.2002.808283","article-title":"Virtual damping and Einstein relation in oscillators","volume":"38","author":"ham","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328187"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925362"},{"key":"ref41","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/82.755409"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914258"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906186"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7358471\/07358459.pdf?arnumber=7358459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:56Z","timestamp":1642005956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7358459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2015.2502166","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}