{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T16:56:26Z","timestamp":1761929786124},"reference-count":101,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/jetcas.2016.2528041","type":"journal-article","created":{"date-parts":[[2016,2,25]],"date-time":"2016-02-25T20:08:17Z","timestamp":1456430897000},"page":"5-12","source":"Crossref","is-referenced-by-count":52,"title":["A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"Vincent","family":"Gaudet","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"128","article-title":"A 20 Gb\/s NRZ\/PAM-4 1 V transmitter in 40 nm CMOS driving a Si-photonic modulator in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"wu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2015.Th4E.4"},{"key":"ref33","first-page":"58","article-title":"A 36 Gb\/s PAM4 transmitter using an 8 b 18 GS\/s DAC in 28 nm CMOS","author":"nazemi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231265"},{"key":"ref31","first-page":"118c","article-title":"56 Gb\/s PAM4 and NRZ SerDes transceivers in 40 nm CMOS","author":"lee","year":"2015","journal-title":"VLSI Circuits Symp Dig Tech Papers"},{"key":"ref30","first-page":"62","article-title":"A 40\/50\/100 Gb\/s PAM-4 Ethernet transceiver in 28 nm CMOS","author":"gopalakrishnan","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ECOC.2015.7341683"},{"key":"ref36","first-page":"408","article-title":"An 8 Gb\/s 1.5 mW\/Gb\/s 8-Tap 6 b NRZ\/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22 nm CMOS","author":"kossel","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref35","first-page":"42","article-title":"60 Gb\/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS","author":"chiang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref34","first-page":"60","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2082970"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1920","DOI":"10.1109\/PROC.1966.5275","article-title":"self-checked computation using residue arithmetic","volume":"54","author":"watson","year":"1966","journal-title":"Proceedings of the IEEE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"key":"ref22","first-page":"6cl","article-title":"Temary decision diagrams and their applications","author":"sasao","year":"1993","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1993.289589"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852290"},{"key":"ref23","first-page":"9","article-title":"Multi-valued decision diagrams: Theory and applications","volume":"4","author":"kam","year":"1998","journal-title":"Multiple-Valued Logic"},{"key":"ref101","first-page":"172","article-title":"The three\/two Gaussian parametric LDLC decoder","author":"hernandez","year":"2015","journal-title":"Proc IEEE Inf Theory Workshop"},{"key":"ref26","first-page":"282","article-title":"Solving non-Boolean satisfiability problems with stochastic local search","author":"frisch","year":"2001","journal-title":"Proc Int Joint Conf Artif Intell"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4432"},{"key":"ref25","year":"1993","journal-title":"IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Stdlogic1164)"},{"key":"ref50","first-page":"37","article-title":"A low-voltage multi-bit DRAM cell with a built-in gain stage","author":"kim","year":"1993","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585267"},{"key":"ref59","first-page":"328","article-title":"A 93.4 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> 64 Gb MLC NAND-flash memory with 16 nm CMOS technology","author":"choi","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref58","first-page":"326","article-title":"A 128 Gb MLC NAND-flash device using 16 nm planar cell","author":"helm","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref57","first-page":"130","article-title":"A 128 Gb 3 b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","author":"im","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref56","first-page":"128","article-title":"A low-power 64 Gb MLC NAND-flash memory in 15 nm CMOS technology","author":"sako","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref55","first-page":"142","article-title":"A 768 Gb 3 b\/cell 3D-floating-gate NAND flash memory","author":"tanaka","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref54","first-page":"138","article-title":"A 128 Gb 2 b\/cell NAND flash memory in 14 nm technology with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$t_{\\rm PROG}=640\\ \\mu$<\/tex><\/formula>s and 800 Mb\/s I\/O rate","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref53","first-page":"130","article-title":"256 Gb 3b\/Cell V-NAND flash memory with 48 stacked WL layers","author":"kang","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051569"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117927"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280025"},{"key":"ref3","first-page":"207","article-title":"Modular representation of finite algebras","volume":"1","author":"bernstein","year":"1928","journal-title":"Congr Math"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.48"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.2200\/S00065ED1V01Y200709DCS012","volume":"2","author":"miller","year":"2007","journal-title":"Synthesis Lectures on Digital Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(65)90241-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2015.2489600"},{"key":"ref9","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref46","first-page":"318","article-title":"A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1 ns search time","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref45","first-page":"240","article-title":"A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","author":"nii","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref48","first-page":"44","article-title":"A 3.14 um<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref47","article-title":"A 256 b-wordlength ReRAM-based TCAM with 1 ns search time and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$14\\times$<\/tex><\/formula> improvement in FOM using 2.5T1R cell and region-splitter sense amplifier","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E96.D.1449"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2010.41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1993.253403"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/82.168950"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/18.910572"},{"key":"ref71","first-page":"552","author":"pearl","year":"1988","journal-title":"Probabilistic Reasoning in Intelligent Systems Networks of Plausible Inference"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360331"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/EW.2010.5483537"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.060570"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2012.050812.110115A"},{"key":"ref79","first-page":"420","article-title":"A 10.4 pJ\/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing","author":"miyashita","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref62","first-page":"222","article-title":"A 45 nm 6 b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine","author":"ho","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref61","first-page":"218","article-title":"A 128 Gb 3 b\/cell NAND flash design using 20 nm planar-cell technology","author":"naso","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref63","first-page":"448","article-title":"A 4 b\/cell NROM 1 Gb data-storage memory","author":"polansky","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref64","first-page":"112t","article-title":"Reliability enhancement of 1Xnm TLC for cold flash and millennium memories","author":"yamazaki","year":"2015","journal-title":"VLSI Circuits Symp Dig Tech Papers"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2015.38"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2005.8"},{"key":"ref67","first-page":"140","article-title":"Enterprise-grade <formula formulatype=\"inline\"><tex Notation=\"TeX\">$6\\times$<\/tex><\/formula> fast read and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$5\\times$<\/tex><\/formula> highly reliable SSD with TLC NAND-flash memory for big-data storage","author":"tokutomi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2307\/2370324"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref1","first-page":"170","article-title":"O Logice tr\ufffdjwarto?ciowej","volume":"5","author":"?ukasiewicz","year":"1920","journal-title":"Ruch Filozoficzny"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163889"},{"key":"ref94","first-page":"422","article-title":"A 1.15 Gb\/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating","author":"park","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865152"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169065"},{"key":"ref91","first-page":"96","article-title":"A 1.31 Gb\/s, 96.6% utilization stochastic nonbinary LDPC decoder for small cell applications","author":"lee","year":"2015","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref90","first-page":"338","article-title":"A 2.4 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 130 mW MMSE-nonbinary-LDPC iterative detector-decoder for 4<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>4 256-QAM MIMO in 65 nm CMOS","author":"chen","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31494-0_53"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190668"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071830"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1961.3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1963.1157480"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19690433"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.268"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031015"},{"key":"ref15","first-page":"254","article-title":"Time-domain multi-bit <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/formula> analog-to-digital converter","author":"kuribayashi","year":"2011","journal-title":"Proc IEEE Int Symp Multiple-Valued Logic"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.16"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2363777"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.56"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463718"},{"key":"ref18","first-page":"43","article-title":"Probabilistic logics and the synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2001.955136"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/OCCSC.2002.1029067"},{"key":"ref80","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/ISSCC.2003.1234244","article-title":"A 24 Mb\/s radix-4 LogMAP turbo decoder for 3GPP-HSDPA mobile wireless","author":"bickerstaff","year":"2003","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1049\/ip-com:20050230"},{"key":"ref85","year":"2000","journal-title":"Interaction Channel for Satellite Distribution Systems"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/OCCSC.2002.1029065"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2003.1216698"},{"key":"ref88","first-page":"339","article-title":"Degenerated turbo codes for high rate and throughput concatenated schemes","author":"berrou","year":"2003","journal-title":"Proc Int Symp Turbo Codes Related Topics"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7429966\/07419926.pdf?arnumber=7419926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:31Z","timestamp":1642003351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7419926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":101,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2528041","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}