{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T03:31:51Z","timestamp":1771471911252,"version":"3.50.1"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/jetcas.2016.2547680","type":"journal-article","created":{"date-parts":[[2016,4,7]],"date-time":"2016-04-07T19:38:03Z","timestamp":1460057883000},"page":"279-292","source":"Crossref","is-referenced-by-count":33,"title":["Exploring MRAM Technologies for Energy Efficient Systems-On-Chip"],"prefix":"10.1109","volume":"6","author":[{"given":"Sophiane","family":"Senni","sequence":"first","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[]},{"given":"Abdoulaye","family":"Gamatie","sequence":"additional","affiliation":[]},{"given":"Bruno","family":"Mussard","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059093"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2255096"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ISSCC.2015.7062963","article-title":"7.5 a 3.3 ns-access-time <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$71.2~\\mu {\\rm w\/mhz}$<\/tex><\/formula> 1 mb embedded STT-RAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"Proc 2015 IEEE Int Solid State Circuits Conf"},{"key":"ref30","first-page":"1","article-title":"A 4 ns, 0.9 v write voltage embedded perpendicular STT-RAM fabricated by MTJ-Last process","author":"ikegami","year":"2014","journal-title":"Proc Tech Program-2014 Int Symp VLSI Technol Syst Appl"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-torque switching with the giant spin hall effect of tantalum","volume":"336","author":"liu","year":"2012","journal-title":"Science"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2613"},{"key":"ref34","first-page":"501","article-title":"Study of two writing schemes for a magnetic tunnel junction based on spin orbit torque","volume":"7","author":"jabeur","year":"2013","journal-title":"Int J Electron Sci Eng"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref62","article-title":"Architecture and data migration methodology for l1 cache design with hybrid SRAM and volatile STT-RAM configuration","author":"cheng","year":"2015","journal-title":"Microprocessors Microsyst"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref63","first-page":"bxv103","article-title":"Demand-aware NVM capacity management policy for hybrid cache architecture","author":"choi","year":"2015","journal-title":"Comput J"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074003"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3171"},{"key":"ref29","first-page":"108c","article-title":"A 250-mHz 256b-i\/o 1-mb STT-RAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors","author":"noguchi","year":"2013","journal-title":"Proc Symp VLSI Technology"},{"key":"ref2","article-title":"STT-MRAM cuts power use by 80%","author":"kitagawa","year":"0"},{"key":"ref1","author":"shearer","year":"2011","journal-title":"Power Management in Mobile Devices"},{"key":"ref20","first-page":"54","article-title":"STT-MRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479130"},{"key":"ref21","article-title":"Voltage-controlled MRAM: Status, challenges and prospects","author":"khalili","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3172"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753816"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.4773342"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.4751035"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2011.2124453"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15180-9"},{"key":"ref55","first-page":"1","article-title":"Big. little processing with arm cortex-a15 &#38; cortex-a7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858403"},{"key":"ref52","article-title":"Fine-grain power-gating on STT-MRAM peripheral circuits with locality-aware access control","author":"arima","year":"2014","journal-title":"Memory Forum"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074002"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0551"},{"key":"ref12","author":"cambou","year":"0","journal-title":"Match in Place A Novel Way to Perform Secure and Fast Users Authentication"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311798"},{"key":"ref15","first-page":"847","article-title":"OAP: An obstruction-aware cache management policy for STT-RAM last-level caches","author":"wang","year":"2013","journal-title":"2009 Design Automation & Test in Europe Conference & Exhibition date"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.actamat.2012.10.036"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582105"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2234079"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.74.3273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165218"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2010.0336"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref9","article-title":"Tech trends: Details on Everspin's ST-MRAM","author":"lewotsky","year":"0"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref47","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7563911\/07448986.pdf?arnumber=7448986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:42Z","timestamp":1642003362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7448986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":63,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2547680","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}