{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:10Z","timestamp":1759146730446},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/jetcas.2016.2547702","type":"journal-article","created":{"date-parts":[[2016,4,6]],"date-time":"2016-04-06T20:07:15Z","timestamp":1459973235000},"page":"305-318","source":"Crossref","is-referenced-by-count":19,"title":["Voltage Scaled STT-MRAMs Towards Minimum-Energy Write Access"],"prefix":"10.1109","volume":"6","author":[{"given":"Quang Kien","family":"Trinh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2009","journal-title":"Embedded Memories for Nano-Scale VLSIs"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.1659141"},{"key":"ref31","author":"wong","year":"2005","journal-title":"Nano-CMOS Circuit and Physical Design"},{"key":"ref30","first-page":"1","article-title":"Area, power, and latency considerations of STT-MRAM to substitute for main memory","author":"jin","year":"2014","journal-title":"The Memory Forum"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022628"},{"key":"ref11","author":"hennessy","year":"2011","journal-title":"Computer Architecture Fifth Edition A Quantitative Approach"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2306958"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2317073"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2291222"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref18","author":"fong","year":"2013","journal-title":"SPICE models for magnetic tunnel junctions based on mono-domain approximation"},{"key":"ref19","first-page":"12.7.1","article-title":"Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"rho","year":"2010","journal-title":"International Electron Devices Meeting 2010"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref27","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/S2010324712400073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"ref2","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105369"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2209122"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2014.01.061"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7563911\/07448480.pdf?arnumber=7448480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:42Z","timestamp":1642003362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7448480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":33,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2547702","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}