{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T08:48:18Z","timestamp":1781686098468,"version":"3.54.5"},"reference-count":83,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/jetcas.2016.2547704","type":"journal-article","created":{"date-parts":[[2016,4,25]],"date-time":"2016-04-25T18:05:38Z","timestamp":1461607538000},"page":"109-119","source":"Crossref","is-referenced-by-count":153,"title":["An Overview of Nonvolatile Emerging Memories\u2014 Spintronics for Working Memories"],"prefix":"10.1109","volume":"6","author":[{"given":"Tetsuo","family":"Endoh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroki","family":"Koike","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","first-page":"136","article-title":"Top-pinned perpendicular MTJ structure with a counter bias magnetic field layer for suppressing a stray-field in highly scalable STT-MRAM","author":"iba","year":"2013","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2248350"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556123"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.9353"},{"key":"ref76","first-page":"218","article-title":"A 128 Gb 3 b\/cell NAND flash design using 20 nm planar-cell technology","author":"naso","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref74","year":"2011","journal-title":"Advanced configuration and power interface specification"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198451"},{"key":"ref78","first-page":"65","article-title":"A survey of trends in non-volatile memory technologies: 2000?2014","author":"suzuki","year":"2015","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref79","doi-asserted-by":"crossref","first-page":"1864","DOI":"10.1109\/JPROC.2008.2004319","article-title":"NAND flash memory and its role in storage architectures","volume":"96","author":"sanvido","year":"2008","journal-title":"Proc IEEE"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref31","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1 GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref37","first-page":"304","article-title":"Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref36","first-page":"300","article-title":"On-axis scheme and novel MTJ structure for sub-30 nm Gb density STT-MRAM","author":"oh","year":"2010","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2085441"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DM06"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.04ED13"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691046"},{"key":"ref28","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref64","first-page":"75","article-title":"A 600 MHz MTJ-based nonvolatile latch making use of incubation time in MTJ switching","author":"endoh","year":"2011","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref27","first-page":"297","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm HfO}_{2}$<\/tex><\/formula> based RRAM","author":"lee","year":"2008","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref65","first-page":"184","article-title":"A 90 nm 20 MHz fully nonvolatile microcontroller for standby-power-critical applications","author":"sakimura","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref66","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90 nm MTJ\/MOS achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839717"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839718"},{"key":"ref69","doi-asserted-by":"crossref","first-page":"1l","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"J Magn Magn Mater"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242475"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703329"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568698"},{"key":"ref22","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"47","article-title":"Highly productive PCRAM technology platform and full chip operation: Based on <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4{\\rm F}^{2}$<\/tex><\/formula> (84 nm pitch) cell scheme for 1 Gb and beyond","author":"lee","year":"2011","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175811"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419228"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2012.2190722"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1063\/1.4736727"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1063\/1.2139849"},{"key":"ref58","first-page":"458","article-title":"A 500 ps\/8.5 ns array read\/write latency 1 Mb twin 1T1MTJ STT-MRAM designed in 90 nm CMOS\/40 nm MTJ process with novel positive feedback S\/A circuit","author":"ohsawa","year":"2014","journal-title":"Proc Int Conf Solid State Devices Mater"},{"key":"ref57","first-page":"110","article-title":"A 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories","author":"ohsawa","year":"2013","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref56","first-page":"160","article-title":"10 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm nm}\\phi $<\/tex><\/formula> perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction with over 400<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}{\\rm C}$<\/tex> <\/formula> high thermal tolerance by boron diffusion control","author":"honjo","year":"2015","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047160"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724550"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.04EM02"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2251326"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215094"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-010-1019-z"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1109\/IEDM.1987.191567","article-title":"a non-volatile memory cell based on ferroelectric storage capacitors","author":"kinney","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1988.663665"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349977"},{"key":"ref16","first-page":"208","article-title":"A low-voltage 1 Mb FeRAM in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS featuring time-to-digital sensing for expanded operating margin in scaled CMOS","author":"qazi","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref81","first-page":"314","article-title":"A 28 nm 256 kb 6T-SRAM with 280 mV improvement in <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm MIN}$<\/tex> <\/formula> using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.2336999"},{"key":"ref18","first-page":"803","article-title":"OUM?A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications","author":"lai","year":"2001","journal-title":"Proc Int Electron Devices Meet Tech Dig"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2416814"},{"key":"ref19","first-page":"202","article-title":"Ovonic unified memory?A high-performance nonvolatile memory technology for stand-alone memory and embedded applications","author":"gill","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref80","first-page":"324","article-title":"7 GHz L1 cache SRAMs for the 32 nm zEnterprise? EC12 processor","author":"davis","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","first-page":"96","article-title":"POWER8: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168558"},{"key":"ref6","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm MIN}$<\/tex><\/formula>-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"112","article-title":"Haswell: A family of IA 22 nm processors","author":"kurd","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","first-page":"42","article-title":"A 1.2 V 23 nm <formula formulatype=\"inline\"><tex Notation=\"TeX\">$6{\\rm F}^{2}$<\/tex><\/formula> 4 Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture","author":"lim","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"322","article-title":"A 64 Mb SRAM in 22 nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction","author":"pilo","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1256"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(75)90174-7"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742970"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.63.220403"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.63.054416"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7488291\/07458915.pdf?arnumber=7458915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:44Z","timestamp":1642003904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7458915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":83,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2547704","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}