{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T21:17:21Z","timestamp":1774646241036,"version":"3.50.1"},"reference-count":168,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/jetcas.2016.2547718","type":"journal-article","created":{"date-parts":[[2016,4,15]],"date-time":"2016-04-15T18:14:53Z","timestamp":1460744093000},"page":"146-162","source":"Crossref","is-referenced-by-count":343,"title":["Recent Progress in Phase-ChangeMemory Technology"],"prefix":"10.1109","volume":"6","author":[{"given":"Geoffrey W.","family":"Burr","sequence":"first","affiliation":[]},{"given":"Matthew J.","family":"BrightSky","sequence":"additional","affiliation":[]},{"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[]},{"given":"Huai-Yu","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Jau-Yi","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Sangbum","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Norma E.","family":"Sosa","sequence":"additional","affiliation":[]},{"given":"Nikolaos","family":"Papandreou","sequence":"additional","affiliation":[]},{"given":"Hsiang-Lan","family":"Lung","sequence":"additional","affiliation":[]},{"given":"Haralampos","family":"Pozidis","sequence":"additional","affiliation":[]},{"given":"Evangelos","family":"Eleftheriou","sequence":"additional","affiliation":[]},{"given":"Chung H.","family":"Lam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2457243"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1063\/1.4718574"},{"key":"ref38","first-page":"13","article-title":"Glass transition and crystallization in phase change materials","author":"salinga","year":"2007","journal-title":"EPC 2007"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.348620"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1117\/12.936820","article-title":"Te?Ge?Sn?Au phase change recording film for optical disk","volume":"695","author":"yamada","year":"1986","journal-title":"Proc SPIE"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.97617"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.21.1450"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609460"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.tsf.2004.06.141"},{"key":"ref35","first-page":"t5b","article-title":"A method to maintain phase?change memory pre?coding data retention after high temperature solder bonding process in embedded systems","author":"lung","year":"2011","journal-title":"Symp VLSI Technol"},{"key":"ref34","first-page":"t11.2","article-title":"Towards the integration of both ROM and RAM functions phase change memory cells on a single die for System?On?Chip (SOC) applications","author":"lung","year":"2014","journal-title":"Symp VLSI Technol"},{"key":"ref28","first-page":"t19.3","article-title":"High performance PRAM cell scalable to sub?20 nm technology with below <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4 {\\rm F}^{2}$<\/tex><\/formula> cell size, extendable to DRAM applications","author":"kim","year":"2010","journal-title":"Symp VLSI Technol"},{"key":"ref27","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"ISSCC Tech Dig"},{"key":"ref29","first-page":"31.8","article-title":"Active width modulation (AWM) for cost?effective and highly reliable PRAM","author":"ha","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948804"},{"key":"ref21","first-page":"3.1","article-title":"PRAM cell technology and characterization in 20 nm node size","author":"kang","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847531"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724724"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1063\/1.360465"},{"key":"ref26","first-page":"12.6","article-title":"Reliability perspectives for high density PRAM manufacturing (invited)","author":"ahn","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1149\/1.3439647"},{"key":"ref25","first-page":"2.6","article-title":"Full integration of highly manufacturable 512 Mb PRAM based on 90 nm technology","author":"oh","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref50","first-page":"21.5","article-title":"Trade?off between set and data retention performance thanks to innovative materials for phase?change memory","author":"navarro","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2285403"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463588"},{"key":"ref153","first-page":"4.4","article-title":"Phase change memory as synapse for ultra?dense neuromorphic systems: Application to complex visual pattern extraction","author":"suri","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref156","first-page":"25.5","article-title":"Experimental demonstration of array?level learning with phase change synaptic devices","author":"eryilmaz","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2227969"},{"key":"ref150","first-page":"100","article-title":"Reliable MLC data storage and retention in phase?change memory after endurance cycling","author":"pozidis","year":"2013","journal-title":"IMW 2013"},{"key":"ref152","first-page":"30.3","article-title":"Energy efficient programming of nanoelectronic synaptic devices for large?scale implementation of associative and temporal sequence learning","author":"kuzum","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2357176"},{"key":"ref146","first-page":"t7.5","article-title":"Novel self?converging write scheme for 2?bits\/cell phase change memory for storage class memory (SCM) application","author":"chien","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1063\/1.3653279"},{"key":"ref148","first-page":"3.5","article-title":"Drift?resilient cell?state metric for multilevel phase?change memory","author":"papandreou","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112747"},{"key":"ref59","first-page":"1","article-title":"Relaxation oscillation in GST?based phase change memory devices","author":"chen","year":"2009","journal-title":"Proc EEE Int Memory Workshop"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488395"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref56","first-page":"t11.1","article-title":"A double?density dual?mode phase change memory using a novel background storage scheme","author":"wu","year":"2014","journal-title":"Symp VLSI Technol"},{"key":"ref55","first-page":"22.1","article-title":"Unified reliability modeling of Ge?rich phase change memory for embedded applications","author":"ciocchini","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref54","first-page":"18.7","article-title":"Ti impact in C?doped phase?change memories compliant to Pb?free soldering reflow","author":"perniola","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref53","first-page":"29.1","article-title":"N?doped GeTe as performance booster for embedded phase?change memories","author":"fantini","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref52","first-page":"31.4","article-title":"A low power phase change memory using low thermal conductive doped?<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Ge}_{2} {\\rm Sb}_{2} {\\rm Te}_{5}$<\/tex><\/formula> with nano?crystalline structure","author":"morikawa","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1063\/1.3667295"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref166","first-page":"89","article-title":"A PCM?based TCAM cell using NDR","author":"wu","year":"2013","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Architect"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873229"},{"key":"ref164","first-page":"c28?4","article-title":"A non?volatile look?up table design using pcm (phase?change memory) cells","author":"wen","year":"2011","journal-title":"Symp VLSI Circuits"},{"key":"ref163","first-page":"423","article-title":"Post?silicon calibration of analog CMOS using phase?change memory cells","author":"wen","year":"2011","journal-title":"Proc 41st Eur Solid?State Circuits Conf"},{"key":"ref162","first-page":"4.4","article-title":"Large?scale neural networks implemented with nonvolatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power)","author":"burr","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref160","first-page":"29.5","article-title":"Experimental demonstration and tolerancing of a large?scale neural network (165,000 synapses), using phase?change memory as the synaptic weight element","author":"burr","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.3191670"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref5","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref159","doi-asserted-by":"crossref","first-page":"10 464","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998","article-title":"Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type","volume":"18","author":"bi","year":"1998","journal-title":"J Neurosci"},{"key":"ref8","first-page":"t12.1","article-title":"Understanding of the intrinsic characteristics and memory trade?offs of sub?<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm a}$<\/tex><\/formula> filamentary RRAM operation","author":"goux","year":"2013","journal-title":"Symp VLSI Technol"},{"key":"ref49","first-page":"31.1","article-title":"A thermally robust phase change memory by engineering the Ge\/N concentration in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$( {\\rm Ge}, {\\rm N})_{x} {\\rm Sb}_{y} {\\rm Te}_{z}$<\/tex> <\/formula> phase change material","author":"cheng","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref157","article-title":"NVM neuromorphic core with 64 k?cell (256?by?256) phase change memory synaptic array with on?chip neuron circuits for continuous in?situ learning","author":"kim","year":"2015","journal-title":"IEDM"},{"key":"ref158","first-page":"203","article-title":"Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches","author":"querlioz","year":"2011","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Architect"},{"key":"ref9","first-page":"21.1","article-title":"Stochastic variability of vacancy filament configuration in ultra?thin dielectric RRAM and its impact on off?state reliability","author":"raghavan","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1063\/1.1868860"},{"key":"ref45","first-page":"738","article-title":"Oxygen?doped GeSbTe phase?change memory cells featuring 1.5?V\/100?<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu {\\rm A}$<\/tex><\/formula> standard 0.13?<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm m}$<\/tex><\/formula> CMOS operations","author":"matsuzaki","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"ref48","first-page":"3.4","article-title":"A high performance phase change memory with fast switching speed and high temperature retention by engineering the <formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Ge}_{x} {\\rm Sb}_{y} {\\rm Te}_{z}$<\/tex><\/formula> phase change material","author":"cheng","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref47","first-page":"h6.5","article-title":"The crystallization behavior of <formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Ge}_{1} {\\rm Sb}_{x} {\\rm Te}_{1}$<\/tex><\/formula> phase?change materials","author":"cheng","year":"2010","journal-title":"MRS Spring Meet"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5314"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3371"},{"key":"ref44","first-page":"37.1.1","article-title":"Writing current reduction for high?density phase?change RAM","author":"hwang","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1063\/1.373041"},{"key":"ref127","first-page":"17.5","article-title":"Write strategies for 2 and 4?bit multi?level phase?change memory","author":"nirschl","year":"2007","journal-title":"IEDM Tech Dig"},{"key":"ref126","author":"clarke","year":"2015","journal-title":"Patent search supports view 3D XPoint based on phase-change"},{"key":"ref125","year":"2015","journal-title":"3D XPoint"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1007\/s13391-012-2040-z"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/28\/3\/035010"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724727"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1021\/cm071313x"},{"key":"ref128","first-page":"10","article-title":"Two?bit cell operation in diode?switch phase change memory cells with 90 nm technology","author":"kang","year":"2008","journal-title":"Symp VLSI Technol"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2009"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1063\/1.4879419"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1063\/1.4865586"},{"key":"ref77","article-title":"New screened plasma?enhanced atomic vapor deposition to improve trench covering ability of SbTe films","author":"jeong","year":"2014","journal-title":"Proc Nonvolatile Memory Technol Symp"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1063\/1.4904741"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1007\/s10853-014-8175-6"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419107"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1063\/1.3599559"},{"key":"ref131","first-page":"329","article-title":"Programming algorithms for multilevel phase?change memory","author":"papandreou","year":"2011","journal-title":"Int Symp Circuits Syst"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-012-7463-8"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1021\/cm102672j"},{"key":"ref136","first-page":"147","article-title":"Drift?tolerant multilevel phase?change memory","author":"papandreou","year":"2011","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112808"},{"key":"ref138","first-page":"143","article-title":"A framework for reliability assessment in multilevel phase?change memory","author":"pozidis","year":"2012","journal-title":"IMW 2012"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241871"},{"key":"ref60","first-page":"30.6","article-title":"Atomic?level engineering of phase change material for novel fast?switching and high?endurance PCM for storage class memory application","author":"cheng","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2052640"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469226"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2157075"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131479"},{"key":"ref64","first-page":"t9.2","article-title":"A scalable volume?confined phase change memory using physical vapor deposition","author":"lai","year":"2013","journal-title":"Symp VLSI Technol"},{"key":"ref140","article-title":"Handling PCM resistance drift with device, circuit, architecture, and system solutions","author":"awasthi","year":"2011","journal-title":"Non?Volatile Memories Workshop"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047131"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1063\/1.2215621"},{"key":"ref66","first-page":"t5b?4","article-title":"A 1.4 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu {\\rm A}$<\/tex><\/formula> reset current phase change memory cell with integrated carbon nanotube electrodes for cross?point memory application","author":"liang","year":"2011","journal-title":"Symp VLSI Technol"},{"key":"ref142","first-page":"29.5","article-title":"Device, circuit and system?level analysis of noise in multi?bit phase?change memory","author":"close","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref67","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1126\/science.1201938","article-title":"Low?power switching of phase?change materials with carbon nanotube electrodes","volume":"332","author":"xiong","year":"2011","journal-title":"Science"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1063\/1.4768725"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2433956"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016398"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b02661"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1007\/BF00543836"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1063\/1.4833035"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1149\/1.2409482"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1149\/2.011407jss"},{"key":"ref94","article-title":"Phase change memory reliability","author":"gleixner","year":"2007","journal-title":"NVSMW 2007"},{"key":"ref107","first-page":"t19.1","article-title":"Programming disturbance and cell scaling in phase change memory: For up to 16 nm based <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4 {\\rm F}^{2}$<\/tex><\/formula> cell","author":"lee","year":"2010","journal-title":"Symp VLSI Technol"},{"key":"ref93","first-page":"28","article-title":"Switching current scaling and reliability evaluation in PRAM","author":"jeong","year":"2004","journal-title":"IEEE NVSMW"},{"key":"ref106","first-page":"29.8","article-title":"A novel inspection and annealing procedure to rejuvenate phase change memory from cycling?induced degradations for storage class memory applications","author":"khwa","year":"2014","journal-title":"IEDM Techn Dig"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1088\/1468-6996\/16\/1\/014402"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241872"},{"key":"ref91","doi-asserted-by":"crossref","first-page":"5727","DOI":"10.1038\/srep05727","article-title":"Mirror?symmetric magneto?optical kerr rotation using visible light in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$[( {\\rm GeTe})_{(2)}( {\\rm Sb}_{2} {\\rm Te}_{3})_{(1)}]^{(n)}$<\/tex> <\/formula> topological superlattices","volume":"4","author":"bang","year":"2014","journal-title":"Sci Rep"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2012.6210122"},{"key":"ref90","first-page":"t22.4","article-title":"1T?1R pillar?type topological?switching random access memory (TRAM) and data retention of GeTe\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Sb}_{2} {\\rm Te}_{3}$<\/tex> <\/formula> super?lattice films","author":"tai","year":"2014","journal-title":"Symp VLSI Technol"},{"key":"ref103","first-page":"1","article-title":"Considerations on highly scalable and easily stackable phase change memory cell array for low?cost and high?performance applications","author":"kang","year":"2014","journal-title":"Nonvolatile Memory Technology Symp"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1149\/1.3614508"},{"key":"ref111","doi-asserted-by":"crossref","first-page":"40802","DOI":"10.1116\/1.4889999","article-title":"Access devices for 3D crosspoint memory","volume":"32","author":"burr","year":"2014","journal-title":"J Vacuum Sci Technol B"},{"key":"ref112","first-page":"t2b?1","article-title":"Cross?point phase change memory with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4 {\\rm F}^{2}$<\/tex><\/formula> cell size driven by low?contact?resistivity poly?Si diode","author":"sasago","year":"2009","journal-title":"Symp VLSI Technol"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724683"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1063\/1.2821845"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1063\/1.3626047"},{"key":"ref97","first-page":"279","article-title":"Current status and future prospect of phase change memory","author":"kim","year":"2011","journal-title":"ASICON"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223673"},{"key":"ref11","article-title":"Panel session: CBRAM, metal oxide RRAM, or other? Potentials and challenges of the device and material systems","author":"ramaswamy","year":"2014","journal-title":"4th Int Workshop Resistive Memories"},{"key":"ref12","first-page":"t2.2","article-title":"Highly reliable TaOx ReRAM with centralized filament for 28?nm embedded application","author":"hayakawa","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref13","first-page":"jfs2?2","article-title":"Challenges for high?density 16 gb reram with 27 nm technology","author":"sills","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref14","first-page":"14.3","article-title":"A 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu {\\rm m}$<\/tex><\/formula> 64 Mb multi?layered conductive metal?oxide memory","author":"chevallier","year":"2010","journal-title":"ISSCC 2010"},{"key":"ref15","first-page":"t9.3","article-title":"a?VMCO: A novel forming?free, self?rectifying, analog memory cell with low?current operation, nonfilamentary switching and excellent variability","author":"govoreanu","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref118","first-page":"t9.1","article-title":"Self?limited RRAM with ON\/OFF resistance ratio amplification","author":"jo","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref16","first-page":"5.3.1","article-title":"Phase change memory technology for embedded non volatile memory applications for 90 nm and beyond","author":"annunziata","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-015-0815-5"},{"key":"ref117","first-page":"6.7","article-title":"3D?stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector","author":"jo","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref17","first-page":"29.2","article-title":"Phase change memory line concept for embedded memory applications (invited)","author":"attenborough","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref81","doi-asserted-by":"crossref","first-page":"6947","DOI":"10.1016\/j.tsf.2012.07.101","article-title":"Role of hydrogen in Sb film deposition and characterization of Sb and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Ge}_{x} {\\rm Sb}_{y}$<\/tex><\/formula> films deposited by cyclic plasma enhanced chemical vapor deposition using metal?organic precursors","volume":"520","author":"kim","year":"2012","journal-title":"Thin Solid Films"},{"key":"ref18","first-page":"5.7.1","article-title":"A 45 nm generation phase change memory technology","author":"servalli","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1063\/1.2181191"},{"key":"ref119","first-page":"t5b","article-title":"Endurance and scaling trends of novel access?devices for multi?layer crosspoint?memory based on Mixed Ionic Electronic Conduction (MIEC) materials","author":"shenoy","year":"2011","journal-title":"Symp VLSI Technol"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.08JF03"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2011.96"},{"key":"ref114","first-page":"t15.4","article-title":"A 1 TnR array architecture using a one?dimensional selection device","author":"ahn","year":"2014","journal-title":"Symp VLSI Technol"},{"key":"ref113","first-page":"3.3","article-title":"Highly productive PCRAM technology platform and full chip operation: Based on <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4 {\\rm F}^{2}$<\/tex><\/formula> (84 nm pitch) cell scheme for 1 GB and beyond","author":"lee","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref116","first-page":"t9.2","article-title":"Novel selector for high density non?volatile memory with ultra?low holding voltage and 1e7 on\/off ratio","author":"yang","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.014"},{"key":"ref115","first-page":"27.1","article-title":"A stackable cross point phase change memory","author":"kau","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref120","first-page":"t5.4","article-title":"Large?scale (512kbit) integration of multilayer?ready access?devices based on Mixed?Ionic?Electronic?Conduction (MIEC) at 100% yield","author":"burr","year":"2012","journal-title":"Symp VLSI Technol"},{"key":"ref89","first-page":"t9.1","article-title":"Charge injection super?lattice phase change memory for low power and high density storage device applications","author":"takaura","year":"2013","journal-title":"Symp VLSI Technol"},{"key":"ref121","first-page":"2.7","article-title":"Sub?30 nm scaling and high?speed operation of fully?confined access?devices for 3?D crosspoint memory based on Mixed?Ionic?Electronic?Conduction (MIEC) materials","author":"virwani","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref122","first-page":"t6.4","article-title":"Recovery dynamics and fast (sub?50 ns) read operation with access devices for 3D crosspoint memory based on mixed?ionic?electronic?conduction (MIEC)","author":"burr","year":"2013","journal-title":"Symp VLSI Technol"},{"key":"ref123","first-page":"t5.1","article-title":"Scalable 3?D vertical chain?cell?type phase?change memory with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4 {\\rm F}^{2}$<\/tex><\/formula> poly?Si diodes","author":"kinoshita","year":"2012","journal-title":"Symp VLSI Technol"},{"key":"ref85","first-page":"22.3","article-title":"The first principle computer simulation and real device characteristics of superlattice phase?change memory","author":"tominaga","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref86","first-page":"30.5","article-title":"Charge?injection phase change memory with high?quality GeTe\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Sb}_{2} {\\rm Te}_{3}$<\/tex><\/formula> superlattice featuring 70 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm a}$<\/tex><\/formula> RESET, 10?ns SET and 100 M endurance cycles operations","author":"ohyanagi","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref87","first-page":"29.2","article-title":"55?<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm A}~ {\\rm Ge}_{x} {\\rm Te}_{1-x}$<\/tex> <\/formula>\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Sb}_{2} {\\rm Te}_{3}$<\/tex><\/formula> superlattice topological?switching random?access memory (TRAM) and study of atomic arrangement in Ge?Te and Sb?Te structures","author":"takaura","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref88","doi-asserted-by":"crossref","first-page":"53103","DOI":"10.1063\/1.4817068","article-title":"Ultra?low switching power, crystallographic analysis, and switching mechanism for <formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Sn}_{x} {\\rm Te}_{100-x}$<\/tex> <\/formula>\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm Sb}_{2} {\\rm Te}_{3}$<\/tex><\/formula> diluted superlattice system","volume":"103","author":"soeya","year":"2013","journal-title":"Appl Phys Lett"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7488291\/07453199.pdf?arnumber=7453199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:44Z","timestamp":1642003904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7453199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":168,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2547718","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}