{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:02:19Z","timestamp":1774540939325,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jetcas.2017.2745704","type":"journal-article","created":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T18:09:52Z","timestamp":1503943792000},"page":"616-629","source":"Crossref","is-referenced-by-count":48,"title":["PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9105-321X","authenticated-orcid":false,"given":"Pascal","family":"Giard","sequence":"first","affiliation":[]},{"given":"Alexios","family":"Balatsoukas-Stimming","sequence":"additional","affiliation":[]},{"given":"Thomas Christoph","family":"Muller","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0135-5095","authenticated-orcid":false,"given":"Andrea","family":"Bonetti","sequence":"additional","affiliation":[]},{"given":"Claude","family":"Thibeault","sequence":"additional","affiliation":[]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Flatresse","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2016.2574996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169066"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2327336"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2015.2439211"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2586218"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317137"},{"key":"ref17","article-title":"Energy-efficient decoders of near-capacity channel codes","author":"park","year":"2014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2319773"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2015.2504299"},{"key":"ref4","first-page":"1","article-title":"A 4.68 Gb\/s belief propagation polar decoder with bit-splitting register file","author":"park","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","first-page":"205","article-title":"A successive cancellation decoder ASIC for a 1024-bit polar code in 180 nm CMOS","author":"mishra","year":"2012","journal-title":"Proc IEEE Asian Solid State Circuits Conf (A-SSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140514"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.101811.111480"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094848"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2015.2410251"},{"key":"ref2","year":"2017","journal-title":"Final Report of 3GPP TSG RAN WG1 #87 v1 0 0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.061611.110862"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359793"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2015.2504318"},{"key":"ref21","first-page":"2378","article-title":"A high throughput list decoder architecture for polar codes","volume":"24","author":"lin","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/WCNCW.2017.7919106"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8186262\/08017407.pdf?arnumber=8017407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:16Z","timestamp":1642004716000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8017407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2017.2745704","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}