{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T20:49:20Z","timestamp":1762980560450,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/Crown.html"}],"funder":[{"name":"MOHE, Jordan"},{"DOI":"10.13039\/100007592","name":"Al-Balqa Applied University, Jordan","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007592","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K034448\/1"],"award-info":[{"award-number":["EP\/K034448\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jetcas.2018.2846410","type":"journal-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T18:44:12Z","timestamp":1528742652000},"page":"417-430","source":"Crossref","is-referenced-by-count":31,"title":["Significance-Driven Logic Compression for Energy-Efficient Multiplier Design"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1178-6478","authenticated-orcid":false,"given":"Issa","family":"Qiqieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ghaith","family":"Tarawneh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4030-0089","authenticated-orcid":false,"given":"Danil","family":"Sokolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shidhartha","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref38","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref33","first-page":"1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"2014","journal-title":"Proc DATE"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/82.769795","article-title":"Design of low-error fixed-width multipliers for DSP applications","volume":"46","author":"jou","year":"1999","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1999.831996"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref36","first-page":"416","article-title":"Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished","author":"?e\u0161ka","year":"2017","journal-title":"Proc ICCAD"},{"key":"ref35","first-page":"1","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc DATE"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref10","first-page":"1","article-title":"Energy-efficient approximate wallace-tree multiplier using significance-driven logic compression","author":"qiqieh","year":"2017","journal-title":"Proc IEEE Int Workshop Signal Process Syst (SiPS)"},{"key":"ref40","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc DATE"},{"key":"ref11","first-page":"1","article-title":"Approximate adder segmentation technique and significance-driven error correction","author":"al-maaitah","year":"2017","journal-title":"Proc PATMOS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2017.7974112"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/375827.375845"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref16","first-page":"7","article-title":"Energy-efficient approximate multiplier design using bit significance-driven logic compression","author":"qiqieh","year":"2017","journal-title":"Proc DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref4","first-page":"1","article-title":"Introduction to approximate computing: Embedded tutorial","author":"sekanina","year":"2016","journal-title":"Proc DDECS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2906199"},{"key":"ref6","first-page":"1051","article-title":"A transprecision floating-point platform for ultra-low power computing","author":"tagliavini","year":"2018","journal-title":"Proc DATE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"ref5","first-page":"126","article-title":"On approximate arithmetic","author":"ercegovac","year":"2013","journal-title":"Proc Asilomar Conf Signals Syst Comput"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref7","first-page":"191","article-title":"A comparative evaluation of approximate multipliers","author":"jiang","year":"2016","journal-title":"Proc IEEE Int Symp NANOARCH"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2513400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref46","first-page":"95","author":"solomon","year":"2011","journal-title":"Fundamentals of Digital Image Processing A Practical Approach with Examples in Matlab"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033536"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007662407062"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593118"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref41","first-page":"267","article-title":"New quality metric for multimedia compression using faulty hardware","author":"chong","year":"2006","journal-title":"Proc Int Workshop Video Process Quality Metrics Consumer Electron"},{"key":"ref23","first-page":"112","article-title":"Variations on truncated multiplication","author":"stine","year":"2003","journal-title":"Proc DSD"},{"key":"ref44","first-page":"1","article-title":"Low-power high-speed multiplier for error-tolerant application","author":"kyaw","year":"2010","journal-title":"Proc EDSSC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"journal-title":"Faraday Technology Corporation","year":"2017","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8458338\/08379431.pdf?arnumber=8379431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:33:16Z","timestamp":1643193196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8379431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":47,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2018.2846410","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"type":"print","value":"2156-3357"},{"type":"electronic","value":"2156-3365"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}