{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T23:51:07Z","timestamp":1768866667884,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["200021-146600"],"award-info":[{"award-number":["200021-146600"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001742","name":"United States-Israel Binational Science Foundation","doi-asserted-by":"publisher","award":["2016016"],"award-info":[{"award-number":["2016016"]}],"id":[{"id":"10.13039\/501100001742","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8650-18-2-7855"],"award-info":[{"award-number":["FA8650-18-2-7855"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7855"],"award-info":[{"award-number":["FA8650-18-2-7855"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jetcas.2018.2847600","type":"journal-article","created":{"date-parts":[[2018,6,14]],"date-time":"2018-06-14T18:59:00Z","timestamp":1529002740000},"page":"639-650","source":"Crossref","is-referenced-by-count":13,"title":["Post-P&R Performance and Power Analysis for RRAM-Based FPGAs"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2203-3981","authenticated-orcid":false,"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5415-1870","authenticated-orcid":false,"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2016","journal-title":"ABC A System for Squential Synthesis and Verification"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref33","year":"2015","journal-title":"Stratix 10 TX FPGA Advance Information Brief"},{"key":"ref32","first-page":"135","article-title":"Improving FPGA performance and area using an adaptive logic module","author":"hutton","year":"2004","journal-title":"Proc FPL"},{"key":"ref31","first-page":"1","article-title":"Synthesizable FPGA fabrics targetable by the verilog-to-routing (VTR) CAD flow","author":"kim","year":"2015","journal-title":"Proc IEEE FPL"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref35","first-page":"87","article-title":"A 65 nm flash-based FPGA fabric optimized for low cost and power","author":"greene","year":"2001","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"ref34","year":"2015","journal-title":"Virtex-7 User Guide DS180 (V1 17)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref40","first-page":"1","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991","journal-title":"Proc MCNC"},{"key":"ref11","first-page":"1","article-title":"Accurate power analysis for near-\n$V_{t}$\n RRAM-based FPGA","author":"tang","year":"2015","journal-title":"Proc IEEE FPL"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1145\/502059.502044","article-title":"Real-time dynamic voltage scaling for low-power embedded operating systems","volume":"35","author":"pillai","year":"2001","journal-title":"ACM SIGOPS Oper Syst Rev"},{"key":"ref13","first-page":"127","article-title":"Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing","author":"alioto","year":"2017","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref15","first-page":"1","article-title":"An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures","author":"khan","year":"2016","journal-title":"Proc IEEE FPL"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"ref17","first-page":"229","article-title":"VersaPower: Power estimation for diverse FPGA architectures","author":"goeders","year":"2012","journal-title":"Proc of IEEE ICFPT"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","article-title":"Power modeling and characteristics of field programmable gate arrays","volume":"24","author":"li","year":"2005","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref19","first-page":"696","article-title":"FPGA-SPICE: A simulation-based power estimation framework for FPGAs","author":"tang","year":"2015","journal-title":"Proc IEEE ICCD"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2464256"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.09.005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref6","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"Proc IEEE\/IFIP VLSI-SoC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2638542"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1017\/S1743921312021722","article-title":"Non-volatile 3D stacking RRAM-based FPGA","author":"chen","year":"2012","journal-title":"Proc IEEE FPL"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref45","first-page":"9","article-title":"A 1.4 Mb 40-nm embedded ReRAM macro with \n$0.07~\\mu \\text{m}^{2}$\n bit cell, 2.7 mA\/100 MHz low-power read and hybrid write verify for high endurance application","author":"lee","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref48","article-title":"Experimental investigation of 4-kb RRAM arrays programming conditions suitable for TCAM","author":"grossi","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s10832-017-0077-y"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref42","year":"2018","journal-title":"Innovus Implementation System Meet PPA and TAT Requirements At Advanced Nodes"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref41","year":"2018","journal-title":"HSPICE The Gold Standard for Accurate Circuit Simulation"},{"key":"ref23","first-page":"16","article-title":"Resistive switching random access memory—Materials, device, interconnects, and scaling considerations","author":"wu","year":"2012","journal-title":"Proc IEEE Int Integr Rel Workshop Final Rep"},{"key":"ref44","first-page":"7.7.1","article-title":"Distribution projecting the reliability for 40 nm ReRAM and beyond based on stochastic differential equation","author":"wei","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref26","first-page":"1","article-title":"SneakPath compensation circuit for programming and read operations in RRAM-based crosspoint architectures","author":"levisse","year":"2015","journal-title":"Proc Non-Volatile Memory Technol Symp"},{"key":"ref43","first-page":"57","article-title":"Leakage power analysis of a 90 nm FPGA","author":"tuan","year":"2003","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref25","first-page":"246","article-title":"Analysis of RTN and cycling variability in HfO2 RRAM devices in LRS","author":"puglisi","year":"2014","journal-title":"Proc ESSDERC"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/5503868\/8458338\/8385094-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8458338\/08385094.pdf?arnumber=8385094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:52:51Z","timestamp":1649443971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8385094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":48,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2018.2847600","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}