{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:32:32Z","timestamp":1772159552172,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCS-1514269"],"award-info":[{"award-number":["CCS-1514269"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1564014"],"award-info":[{"award-number":["CNS-1564014"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1705026"],"award-info":[{"award-number":["CNS-1705026"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF Center for Design of Analog\u2013Digital Integrated Circuits"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/jetcas.2018.2852624","type":"journal-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T15:05:16Z","timestamp":1530630316000},"page":"506-518","source":"Crossref","is-referenced-by-count":12,"title":["A Spatial Multi-Bit Sub-1-V Time-Domain Matrix Multiplier Interface for Approximate Computing in 65-nm CMOS"],"prefix":"10.1109","volume":"8","author":[{"given":"Srinivasan","family":"Gopal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4686-3170","authenticated-orcid":false,"given":"Pawan","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Joe","family":"Baylon","sequence":"additional","affiliation":[]},{"given":"Luke","family":"Renaud","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3414-6115","authenticated-orcid":false,"given":"Sheikh Nijam","family":"Ali","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1152-1739","authenticated-orcid":false,"given":"Deukhyoun","family":"Heo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.903183"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2035411"},{"key":"ref30","first-page":"1","article-title":"A phase-to-digital converter for wide tuning range and PVT tolerant ADPLL operating down to 0.3 V","author":"hayashi","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref37","first-page":"10","article-title":"Computing&#x2019;s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","year":"2011","journal-title":"Stanford UFLDL Tutorial Exercise Supervised Neural Networks"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2184640"},{"key":"ref10","first-page":"420","article-title":"A 36.8 2 b-TOPS\/W self-calibrating GPS accelerator implemented using analog calculation in 65 nm LP CMOS","author":"skrzyniarz","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"21","article-title":"An 8-bit, 16 input, 3.2 pJ\/op switched-capacitor dot product circuit in 28-nm FDSOI CMOS","author":"bankman","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref12","first-page":"1","article-title":"From algorithms to devices: Enabling machine learning through ultra-low-power VLSI mixed-signal array processing","author":"joshi","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref13","year":"2016","journal-title":"ITRS Technology Trend"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2615320"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284363"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993627"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216671"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2500101"},{"key":"ref4","first-page":"1","article-title":"Improving the speed of neural networks on CPUs","author":"vanhoucke","year":"2011","journal-title":"Proc NIPS Workshop on Deep Learning and Unsupervised Feature Learning"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2703880"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357072"},{"key":"ref6","first-page":"418","article-title":"A 2.5 GHz 7.7 TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40 nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TCSII.2009.2019160","article-title":"Designing an ultralow-voltage phase-locked loop using a bulk-driven technique","volume":"56","author":"lo","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063061"},{"key":"ref2","first-page":"683","article-title":"A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters","author":"conti","year":"2015","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433512"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417902"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/5503868\/8458338\/8402207-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8458338\/08402207.pdf?arnumber=8402207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T14:52:50Z","timestamp":1649429570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8402207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":38,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2018.2852624","relation":{"is-referenced-by":[{"id-type":"doi","id":"10.1007\/s10470-025-02435-8","asserted-by":"object"}]},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}