{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:20:05Z","timestamp":1779294005964,"version":"3.51.4"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"IBM Research Frontiers Institute (RFI): http:\/\/www.research.ibm.com\/frontiers"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/jetcas.2019.2911537","type":"journal-article","created":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T19:44:45Z","timestamp":1555443885000},"page":"367-376","source":"Crossref","is-referenced-by-count":28,"title":["Analog-to-Digital Conversion With Reconfigurable Function Mapping for Neural Networks Activation Function Acceleration"],"prefix":"10.1109","volume":"9","author":[{"given":"Massimo","family":"Giordano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgio","family":"Cristiano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Ishibashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Ambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsinyu","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5717-2549","authenticated-orcid":false,"given":"Geoffrey W.","family":"Burr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3176-0059","authenticated-orcid":false,"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043595"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724625"},{"key":"ref30","author":"kundert","year":"2006","journal-title":"The Designers Guide to SPICE and SPECTRE"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2796379"},{"key":"ref34","first-page":"1","article-title":"An empirical approach to finding energy efficient ADC architectures","author":"jonsson","year":"2011","journal-title":"Proc Int Workshop ADC Modeling Test Data Converter Anal Design ADC Forum"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.503"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502276"},{"key":"ref14","first-page":"4.4.1","article-title":"Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power)","author":"burr","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"ref16","first-page":"4.4.1","article-title":"Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction","author":"suri","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aade3f"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.06.001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024418201927"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2205597"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0289"},{"key":"ref5","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3115\/v1\/W14-4012"},{"key":"ref7","first-page":"3104","article-title":"Sequence to sequence learning with neural networks","author":"sutskever","year":"2014","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref9","author":"bahdanau","year":"2014","journal-title":"Neural machine translation by jointly learning to align and translate"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2017.2716579"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.05.012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050988"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/23.467793"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/19.893250"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2005.1561846"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8734723\/08692407.pdf?arnumber=8692407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T02:54:35Z","timestamp":1657853675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8692407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":37,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2019.2911537","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}