{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T10:06:19Z","timestamp":1760609179170,"version":"3.37.3"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP CBRIC task ID 2777.006","JUMP ASCENT task ID 2776.004"],"award-info":[{"award-number":["JUMP CBRIC task ID 2777.006","JUMP ASCENT task ID 2776.004"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/jetcas.2019.2932285","type":"journal-article","created":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T19:50:55Z","timestamp":1564602655000},"page":"485-497","source":"Crossref","is-referenced-by-count":15,"title":["Hierarchical Memory System With STT-MRAM and SRAM to Support Transfer and Real-Time Reinforcement Learning in Autonomous Drones"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4545-4404","authenticated-orcid":false,"given":"Insik","family":"Yoon","sequence":"first","affiliation":[]},{"given":"Malik Aqeel","family":"Anwar","sequence":"additional","affiliation":[]},{"given":"Rajiv V.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Titash","family":"Rakshit","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0576","authenticated-orcid":false,"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"171","article-title":"Open cell library in 15 nm FreePDK technology","author":"martins","year":"2015","journal-title":"Proc ACM Int Symp Int Symp Phys Design (ISPD)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523983"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720520"},{"key":"ref32","first-page":"1","article-title":"Demonstration of chip level writability, endurance and data retention of an entire 8 Mb STT-MRAM array","author":"lee","year":"2013","journal-title":"Proc IEEE Int Sym VLSI Tech Syst and Appl (VLSI-TSA)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388833"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242463"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1767","DOI":"10.1109\/TCAD.2012.2196435","article-title":"Efficient thermal simulation for 3-D IC with thermal through-silicon vias","volume":"31","author":"oh","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474382"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877019"},{"key":"ref34","first-page":"27.2.1","article-title":"14 ns write speed 128 Mb density embedded STT-MRAM with endurance >1010 and 10yrs retention@85°C using novel low damage MTJ integration process","author":"sato","year":"2018","journal-title":"IEDM Tech Dig"},{"key":"ref28","first-page":"1","article-title":"Towards high density STT-MRAM at sub-20 nm nodes","author":"nguyen","year":"2018","journal-title":"Proc IEEE Int Sym VLSI Tech Syst and Appl (VLSI-TSA)"},{"year":"2015","key":"ref27"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213618"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.15607\/RSS.2017.XIII.034"},{"journal-title":"Reinforcement Learning An Introduction","year":"1998","author":"sutton","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268315"},{"key":"ref24","first-page":"1633","article-title":"Transfer learning for reinforcement learning domains: A survey","volume":"10","author":"taylor","year":"2009","journal-title":"J Mach Learn Res"},{"key":"ref23","first-page":"3982","article-title":"Transfer learning for multiagent reinforcement learning systems","author":"da silva","year":"2016","journal-title":"Proc Intern Joint Conf Artificial Intel (IJCAI)"},{"journal-title":"Deep Learning","year":"2016","author":"goodfellow","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1273496.1273607"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.182"},{"key":"ref51","first-page":"1","article-title":"AirSim: High-fidelity visual and physical simulation for autonomous vehicles","volume":"abs 1705 5065","author":"shah","year":"2017","journal-title":"CoRR"},{"journal-title":"High-Bandwidth Memory (HBM) Highlights","year":"2018","key":"ref55"},{"article-title":"Learning from delayed rewards","year":"1989","author":"watkins","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1613\/jair.301"},{"key":"ref11","first-page":"124","article-title":"A 55 nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots","author":"amravati","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881288"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/M2VIP.2018.8600838"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref16","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref19","first-page":"27.6.1","article-title":"A 40 nm low-power logic compatible phase change memory technology","author":"wu","year":"2018","journal-title":"IEDM Tech Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715066"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/M2VIP.2018.8600838"},{"key":"ref6","first-page":"1","article-title":"Demonstration of fully functional 8 Mb perpendicular STT-MRAM chips with sub-5 ns writing for non-volatile embedded memories","author":"jan","year":"2014","journal-title":"Symp VLSI Technol (VLSI-Technology) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00115009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27645-3_1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838343"},{"key":"ref45","first-page":"130","article-title":"7.1 256 Gb 3b\/cell V-NAND flash memory with 48 stacked WL layers","author":"kang","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref47","first-page":"27.2.1","article-title":"Highly functional and reliable 8 Mb STT-MRAM embedded in 28 nm logic","author":"song","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"ref41","first-page":"27.4.1","article-title":"Systematic validation of 2\n$\\times$\n nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance","author":"kan","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref44","first-page":"1","article-title":"40 nm embedded self-aligned split-gate flash technology for high-density automotive microcontrollers","author":"shum","year":"2017","journal-title":"Proc IEEE Int Memory Workshop (IMW)"},{"key":"ref43","first-page":"1","article-title":"Functionality demonstration of a high-density 1.1 V self-aligned split-gate NVM cell embedded into LP 40 nm CMOS for automotive and smart card applications","author":"luo","year":"2016","journal-title":"Proc IEEE Int Memory Workshop (IMW)"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/8842576\/08782629.pdf?arnumber=8782629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T02:54:35Z","timestamp":1657853675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8782629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":55,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2019.2932285","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"type":"print","value":"2156-3357"},{"type":"electronic","value":"2156-3365"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}