{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T14:20:50Z","timestamp":1758637250816,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/jetcas.2020.3030542","type":"journal-article","created":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T19:34:23Z","timestamp":1602617663000},"page":"478-487","source":"Crossref","is-referenced-by-count":22,"title":["Reconfigurable Smart In-Memory Computing Platform Supporting Logic and Binarized Neural Networks for Low-Power Edge Devices"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4145-8830","authenticated-orcid":false,"given":"Tommaso","family":"Zanotti","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6178-2614","authenticated-orcid":false,"given":"Francesco Maria","family":"Puglisi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5420-1797","authenticated-orcid":false,"given":"Paolo","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2017.8170817"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.atmosenv.2019.06.028"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2011.01.005"},{"journal-title":"TN-40-07 Calculating Memory Powerfor DDR4 SDRAM","year":"2018","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640161"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2861463"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/40.7773"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICICICT46008.2019.8993312"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700263"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964710"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702128"},{"key":"ref11","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2981205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW47491.2019.8989875"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073870"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2987402"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128343"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2833208"},{"key":"ref19","article-title":"Unimore resistive random access memory (RRAM) verilog—A model","author":"puglisi","year":"2019","journal-title":"Proc nanoHUB"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510634"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"860","DOI":"10.7873\/DATE.2015.1085","article-title":"Spiking Neural Network with RRAM: Can We Use It for Real-World Application?","author":"tianqi tang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aa9646"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘Memristive’ switches enable ‘stateful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref2","first-page":"234","article-title":"CFLRU: A replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proc Int Conf Compil Archit Synth Embedded Syst CASES"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2018.8486886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2017.8060063"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2018.8626224"},{"key":"ref23","first-page":"1","article-title":"Characterization of switching parameters and multilevel capability in HfO? \/AlO? bi-layer RRAM devices","author":"yu","year":"2011","journal-title":"Proc Int Symp VLSI Technol Syst Appl"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2530942"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2016.7577975"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-59121-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2109033"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9282734\/09222174.pdf?arnumber=9222174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:17:02Z","timestamp":1651079822000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9222174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2020.3030542","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"type":"print","value":"2156-3357"},{"type":"electronic","value":"2156-3365"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}