{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:04:05Z","timestamp":1781885045072,"version":"3.54.5"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1901901"],"award-info":[{"award-number":["CNS-1901901"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1902532"],"award-info":[{"award-number":["CNS-1902532"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/jetcas.2021.3074608","type":"journal-article","created":{"date-parts":[[2021,4,21]],"date-time":"2021-04-21T03:57:49Z","timestamp":1618977469000},"page":"357-370","source":"Crossref","is-referenced-by-count":56,"title":["Power Side-Channel Attacks on BNN Accelerators in Remote FPGAs"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7981-9649","authenticated-orcid":false,"given":"Shayan","family":"Moini","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1469-4045","authenticated-orcid":false,"given":"Shanquan","family":"Tian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2052-9820","authenticated-orcid":false,"given":"Daniel","family":"Holcomb","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9721-3640","authenticated-orcid":false,"given":"Jakub","family":"Szefer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0591-7566","authenticated-orcid":false,"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Neighbors from Hell: Voltage attacks against deep learning accelerators on multi-tenant FPGAs","author":"boutros","year":"2020","journal-title":"Proc IEEE Int Conf Field-Programmable Technol (FPT)"},{"key":"ref38","year":"2016","journal-title":"SAKURA-X FPGA Board"},{"key":"ref33","author":"ding","year":"2020","journal-title":"Binarized Dense and Conv2D Keras layers"},{"key":"ref32","first-page":"4114","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref30","year":"2020","journal-title":"Amazon EC2 F1 AWS"},{"key":"ref37","year":"2020","journal-title":"SAKURA-G FPGA Board"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00059"},{"key":"ref35","first-page":"1","article-title":"Reverse engineering convolutional neural networks through side-channel information leaks","author":"hua","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref34","first-page":"1","article-title":"Maskednet: A pathway for secure inference against power side-channel attacks","author":"dubey","year":"2020","journal-title":"Proc IEEE Int Symp Hardw Oriented Secur Trust (HOST)"},{"key":"ref28","year":"2020","journal-title":"ZCU104 Evaluation Board[EB\/OL]"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10175-0_17"},{"key":"ref29","year":"2020","journal-title":"UG1224 VCU118 Evaluation Board"},{"key":"ref2","year":"2020","journal-title":"Elastic compute service Instance type families"},{"key":"ref1","year":"2020","journal-title":"Amazon EC2 F1 instances"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293915"},{"key":"ref24","author":"azure","year":"2020","journal-title":"What are Field-Programmable Gate Arrays (FPGA) and How to Deploy"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref26","author":"lecun","year":"2020","journal-title":"MNIST Handwritten Digit Database"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274696"},{"key":"ref50","article-title":"Fashion-MNIST: A novel image dataset for benchmarking machine learning algorithms","author":"xiao","year":"2017","journal-title":"ArXiv 1708 07747"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"ref10","first-page":"107","article-title":"Sharing, protection, and compatibility for reconfigurable fabric with amorphos","author":"khawaja","year":"2018","journal-title":"Proc of the 2nd USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"ref40","author":"gnad","year":"2019","journal-title":"Voltage-Based Covert Channels in Multi-Tenant FPGAs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196518"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3322483"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293923"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342177"},{"key":"ref4","year":"2020","journal-title":"FPGA cloud compute"},{"key":"ref3","year":"2020","journal-title":"Xilinx powers huawei fpga accelerated cloud server"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPRCTA.2008.4745683"},{"key":"ref5","year":"2020","journal-title":"FPGA cloud compute"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"ref7","first-page":"109","article-title":"FPGAs in the cloud: Booting virtualized hardware accelerators with open stack","author":"byma","year":"2014","journal-title":"Proc IEEE 22nd Annu Int Symp Field-Program Custom Comput Mach"},{"key":"ref49","first-page":"1728","article-title":"C³APSULe: Cross-FPGA covert-channel attacks through power supply unit leakage","author":"giechaskiel","year":"2020","journal-title":"Proc IEEE Symp Secur Privacy (SP)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s10444-019-09734-5"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/0167-2789(92)90242-F"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref47","year":"2019","journal-title":"Vivado Design Suite User Guide"},{"key":"ref42","first-page":"1","article-title":"Remote power side-channel attacks on BNN accelerators in FPGAs","author":"moini","year":"2021","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref44","year":"2020","journal-title":"CW1173 ChipWhisperer-Lite Capture Board"},{"key":"ref43","year":"2020","journal-title":"CW305 ChipWhisperer Artix FPGA Target Board"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/5503868\/9453100\/9409116-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9453100\/09409116.pdf?arnumber=9409116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:56:14Z","timestamp":1649188574000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9409116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":51,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2021.3074608","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}