{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T18:35:56Z","timestamp":1740162956090,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/jetcas.2021.3077842","type":"journal-article","created":{"date-parts":[[2021,5,5]],"date-time":"2021-05-05T20:48:10Z","timestamp":1620247690000},"page":"371-382","source":"Crossref","is-referenced-by-count":4,"title":["Automatic On-Chip Clock Network Optimization for Electromagnetic Side-Channel Protection"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7118-9379","authenticated-orcid":false,"given":"Haocheng","family":"Ma","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-9279","authenticated-orcid":false,"given":"Jiaji","family":"He","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2849-7197","authenticated-orcid":false,"given":"Max","family":"Panoff","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8791-0597","authenticated-orcid":false,"given":"Yier","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Yiqiang","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Test vector leakage assessment (TVLA) methodology in practice","volume":"20","author":"cooper","year":"2013","journal-title":"Proc Int Cryptograph Module Conf"},{"key":"ref38","first-page":"1","article-title":"Test vector leakage assessment (TVLA) derived test requirements (DTR) with AES","author":"becker","year":"2013","journal-title":"Proc Int Cryptograph Module Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006705"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337313"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045426"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1080\/00031305.2016.1256839"},{"key":"ref36","first-page":"248","article-title":"Strengths and limitations of high-resolution electromagnetic field measurements for side channel analysis","author":"heyszl","year":"2012","journal-title":"Proc Int Conf Smart Card Res Adv Appl"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.851719"},{"key":"ref28","first-page":"174","article-title":"A proposition for correlation power analysis enhancement","author":"lacoume","year":"2006","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357117"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318004"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898025"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.093"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.202"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7010004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875112"},{"key":"ref11","first-page":"23","article-title":"PARAM: A microprocessor hardened for power side-channel attack resistance","author":"arsath k f","year":"2020","journal-title":"Proc IEEE Int Symp Hardw Oriented Secur Trust (HOST)"},{"key":"ref40","first-page":"188","article-title":"Architecture correlation analysis (ACA): Identifying the source of side-channel leakage at gate-level","author":"yao","year":"2020","journal-title":"Proc IEEE Int Symp Hardw Oriented Secur Trust (HOST)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240804"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.29007\/ptmg"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2011.6038440"},{"key":"ref16","article-title":"Blindsight: Blinding EM side-channel leakage using built-in fully integrated inductive voltage regulator","author":"kar","year":"2018","journal-title":"arXiv 1802 09096"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837297"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2888958"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3025022"},{"key":"ref3","first-page":"51","article-title":"Hardware Trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Proc IEEE Int Workshop Hardware-Oriented Secur Trust (HOST)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732274"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2423274"},{"key":"ref8","first-page":"1","article-title":"BoMaNet: Boolean masking of an entire neural network","author":"dubey","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref7","first-page":"197","article-title":"MaskedNet: The first hardware inference engine aiming power side-channel protection","author":"dubey","year":"2020","journal-title":"Proc IEEE Int Symp Hardw Oriented Secur Trust (HOST)"},{"journal-title":"Nist document ftps 197 based aes design","year":"2014","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741026"},{"journal-title":"Design Compiler","year":"2020","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116554"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3024938"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203769"},{"journal-title":"SoC Encounter","year":"2020","key":"ref42"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1627-5"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006696"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488830"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9453100\/09424014.pdf?arnumber=9424014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:18:42Z","timestamp":1635279522000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":49,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2021.3077842","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"type":"print","value":"2156-3357"},{"type":"electronic","value":"2156-3365"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}