{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:27:25Z","timestamp":1784212045886,"version":"3.55.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation, Singapore, through its National Cybersecurity Research and Development (NCR) Research Programme in Assuring Hardware Security by Design in Systems on Chip, SOCure","doi-asserted-by":"publisher","award":["NRF2018NCR-NCR002-001"],"award-info":[{"award-number":["NRF2018NCR-NCR002-001"]}],"id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NTUtive GAP Fund","award":["NGF-2017-03-013"],"award-info":[{"award-number":["NGF-2017-03-013"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/jetcas.2021.3077887","type":"journal-article","created":{"date-parts":[[2021,5,6]],"date-time":"2021-05-06T19:42:15Z","timestamp":1620330135000},"page":"343-356","source":"Crossref","is-referenced-by-count":32,"title":["Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1512-2003","authenticated-orcid":false,"given":"Kwen-Siong","family":"Chong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6933-9799","authenticated-orcid":false,"given":"Jun-Sheng","family":"Ng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juncheng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7506-0380","authenticated-orcid":false,"given":"Ne Kyaw Zwa","family":"Lwin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nay Aung","family":"Kyaw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0589-3480","authenticated-orcid":false,"given":"Weng-Geng","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0991-8339","authenticated-orcid":false,"given":"Joseph","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3222-2885","authenticated-orcid":false,"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903039"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224315"},{"key":"ref31","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2005","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2979831"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2861738"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_19"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.72"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/837572"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223971"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050088"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.124"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006690"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2200399"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285109"},{"key":"ref16","year":"2010","journal-title":"Power Analysis Attacks"},{"key":"ref17","year":"2020","journal-title":"Arty A7 Reference Manual"},{"key":"ref18","first-page":"234c","article-title":"A 4900×m² 839 Mbps side-channel attack resistant AES-128 in 14 nm CMOS with heterogeneous Sboxes, linear masked mixcolumns and dual-rail key addition","author":"kumar","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875112"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2752212"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315878"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70212"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2869344"},{"key":"ref6","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2953855"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2864727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"},{"key":"ref1","volume":"139","author":"stallings","year":"2011","journal-title":"Cryptography and Network Security Principles and Practice"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/INTEE.2015.7416679"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2819499"},{"key":"ref45","year":"0","journal-title":"SCA Pre-Qualification on AES"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822691"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00064"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.25"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.69"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032975"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2423274"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945944"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9453100\/09424617.pdf?arnumber=9424617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:18:52Z","timestamp":1635279532000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":47,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2021.3077887","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}