{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:32:51Z","timestamp":1775230371994,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/jetcas.2021.3114179","type":"journal-article","created":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T20:19:12Z","timestamp":1632169152000},"page":"751-761","source":"Crossref","is-referenced-by-count":16,"title":["A 16 nJ\/Classification FPGA-Based Wired-Logic DNN Accelerator Using Fixed-Weight Non-Linear Neural Net"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3394-2227","authenticated-orcid":false,"given":"Atsutake","family":"Kosuge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0461-4208","authenticated-orcid":false,"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0617-1057","authenticated-orcid":false,"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2018.8631596"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref37","year":"2021","journal-title":"Ultrascale architecture and product data sheet Overview"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Taiwan49838.2020.9258351"},{"key":"ref10","article-title":"Efficient neural architecture search via parameter sharing","author":"pham","year":"2018","journal-title":"arXiv 1802 03268"},{"key":"ref11","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref12","article-title":"Deep residual learning for image recognition","author":"he","year":"2015","journal-title":"arXiv 1512 03385"},{"key":"ref13","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"howard","year":"2017","journal-title":"arXiv 1704 04861"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref15","article-title":"Model Rubik’s cube: Twisting resolution, depth and width for TinyNets","author":"han","year":"2020","journal-title":"arXiv 2010 14819"},{"key":"ref16","article-title":"The lottery ticket hypothesis: Finding sparse, trainable neural networks","author":"frankle","year":"2018","journal-title":"arXiv 1803 03635"},{"key":"ref17","article-title":"Weight agnostic neural networks","author":"gaier","year":"2019","journal-title":"arXiv 1906 04358"},{"key":"ref18","first-page":"11890","article-title":"What’s hidden in a randomly weighted neural network?","author":"ramanujan","year":"2020","journal-title":"Proc IEEE\/CVF Conf Comput Vis Pattern Recognit (CVPR)"},{"key":"ref19","article-title":"Train-by-reconnect: Decoupling locations of weights from their values","author":"qiu","year":"2020","journal-title":"arXiv 2003 02570"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.58"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref27","first-page":"30c","article-title":"A 3.43TOPS\/W 48.9pJ\/pixel 50.1nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS","author":"buhler","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","year":"2021","journal-title":"Virtex UltraScale+ VU19P FPGA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365965"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878352"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2020.2978722"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1162\/106365602320169811"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref21","year":"2021","journal-title":"CORDIC v6 0 LogiCORE IP Product Guide"},{"key":"ref24","year":"2021","journal-title":"Artix-7 Series"},{"key":"ref23","year":"2021","journal-title":"Vivado design suite - hlx editions"},{"key":"ref26","author":"hu","year":"0","journal-title":"Evaluating Weight Agnostic Neural Networks on Natural Language Processing Tasks"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/APARM49247.2020.9209368"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9647029\/09541384.pdf?arnumber=9541384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T21:36:24Z","timestamp":1647293784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9541384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":37,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2021.3114179","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}