{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,20]],"date-time":"2026-07-20T11:16:04Z","timestamp":1784546164706,"version":"3.55.0"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jetcas.2022.3160455","type":"journal-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:07:45Z","timestamp":1647547665000},"page":"338-353","source":"Crossref","is-referenced-by-count":84,"title":["An Overview of Processing-in-Memory Circuits for Artificial Intelligence and Machine Learning"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4979-7255","authenticated-orcid":false,"given":"Donghyuk","family":"Kim","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0897-7871","authenticated-orcid":false,"given":"Chengshuo","family":"Yu","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Nanyang Technological University, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanshan","family":"Xie","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuzong","family":"Chen","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, National University of Singapore, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1099-1496","authenticated-orcid":false,"given":"Joo-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5397-9628","authenticated-orcid":false,"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-6776","authenticated-orcid":false,"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Nanyang Technological University, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref6","first-page":"490","article-title":"A 42 pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"Gonugondla","year":"2018","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref7","first-page":"240","article-title":"A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Su"},{"key":"ref8","first-page":"246","article-title":"A 28 nm 64 Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Si"},{"key":"ref9","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Khwa"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3123287"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567819"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056926"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref19","first-page":"252","article-title":"An 89 TOPS\/W and 16.3 TOPS\/mm\u00b2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chih"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref23","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Seshadri"},{"key":"ref24","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Li"},{"key":"ref25","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Seshadri"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00071"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref33","first-page":"226","article-title":"A 43pJ\/cycle non-volatile microcontroller with 4.7 \u03bcs shutdown\/wake-up integrating 2.3-bit\/cell resistive RAM and resilience techniques","author":"Wu","year":"2019","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref37","article-title":"Deep learning recommendation model for personalization and recommendation systems","volume-title":"arXiv:1906.00091","author":"Naumov","year":"2019"},{"key":"ref38","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","volume-title":"arXiv:1810.04805","author":"Devlin","year":"2018"},{"key":"ref39","article-title":"Language models are few-shot learners","volume-title":"arXiv:2005.14165","author":"Brown","year":"2020"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431412"},{"key":"ref41","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref42","first-page":"388","article-title":"A 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref43","first-page":"244","article-title":"A 22 nm 2 Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref44","first-page":"246","article-title":"A 22 nm 4 Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref45","first-page":"404","article-title":"A 40 nm 64 Kb 56.67 TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yoon"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2992228"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC53440.2021.9631810"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3028848"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3042550"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref58","first-page":"629","article-title":"CoNDA: Efficient cache coherence support for near-data accelerators","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Boroumand"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref60","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","volume-title":"arXiv:1602.02830","author":"Courbariaux","year":"2016"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3041502"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref64","first-page":"240","article-title":"A 65 nm 3T dynamic analog RAM-based computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44 TOPS\/W system energy efficiency","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634800"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-021-00356-5"},{"key":"ref67","first-page":"815","article-title":"MEC: Memory-efficient convolution for deep neural network","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Cho"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9794907\/09737485.pdf?arnumber=9737485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:58:35Z","timestamp":1705535915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9737485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":67,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2022.3160455","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}