{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:55:13Z","timestamp":1773248113368,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT (MSIT), South Korea, under the Information Technology Research Center (ITRC) Support Program","doi-asserted-by":"publisher","award":["IITP-2021-2020-0-01461"],"award-info":[{"award-number":["IITP-2021-2020-0-01461"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT (MSIT), South Korea, under the Information Technology Research Center (ITRC) Support Program","doi-asserted-by":"publisher","award":["IITP-2021-0-02052"],"award-info":[{"award-number":["IITP-2021-0-02052"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jetcas.2022.3167391","type":"journal-article","created":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T19:35:31Z","timestamp":1649964931000},"page":"458-471","source":"Crossref","is-referenced-by-count":7,"title":["ADC-PIM: Accelerating Convolution on the GPU via In-Memory Approximate Data Comparison"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4259-0566","authenticated-orcid":false,"given":"Jungwoo","family":"Choi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Inter-University Semiconductor Research Center (ISRC), Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6811-9647","authenticated-orcid":false,"given":"Hyuk-Jae","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Inter-University Semiconductor Research Center (ISRC), Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7851-1703","authenticated-orcid":false,"given":"Chae Eun","family":"Rhee","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Inha University, Incheon, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714880"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927280"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927141"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2741463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/509907.509965"},{"key":"ref9","first-page":"108","article-title":"Super-bit locality-sensitive hashing","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Ji"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2177706"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref16","first-page":"41","article-title":"Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"OConnor"},{"key":"ref17","first-page":"151","article-title":"CuPy: A Numpy-compatible library for NVIDIA GPU calculations","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Nishino"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751896"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2852701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763153"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276759"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2538618"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.108"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062210"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2832204"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2846410"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2521654"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3035826"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465866"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref40","first-page":"1243","article-title":"Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic","volume-title":"Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE)","author":"Lee"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9794907\/09757235.pdf?arnumber=9757235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T20:56:49Z","timestamp":1705957009000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9757235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2022.3167391","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}