{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T20:16:19Z","timestamp":1792786579577,"version":"4.5.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Ministry of Education and Research","award":["16KISK004 (Open6GHuB)"],"award-info":[{"award-number":["16KISK004 (Open6GHuB)"]}]},{"DOI":"10.13039\/100007569","name":"Carl-Zeiss-Stiftung","doi-asserted-by":"publisher","award":["\u201cSustainable Embedded AI.\u201d"],"award-info":[{"award-number":["\u201cSustainable Embedded AI.\u201d"]}],"id":[{"id":"10.13039\/100007569","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jetcas.2022.3170235","type":"journal-article","created":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T16:45:49Z","timestamp":1650905149000},"page":"367-380","source":"Crossref","is-referenced-by-count":10,"title":["A Weighted Current Summation Based Mixed Signal DRAM-PIM Architecture for Deep Neural Network Inference"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1651-1935","authenticated-orcid":false,"given":"Chirag","family":"Sudarshan","sequence":"first","affiliation":[{"name":"Microelectronic Systems Design Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taha","family":"Soliman","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH&#x2014;Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Lappas","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4152-0200","authenticated-orcid":false,"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad Hassani","family":"Sadi","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0036-2143","authenticated-orcid":false,"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Experimental Software Engineering (IESE), Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4144-0283","authenticated-orcid":false,"given":"Andre","family":"Guntoro","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH&#x2014;Corporate Research (CR\/ADT2), Stuttgart, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9010-086X","authenticated-orcid":false,"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116476"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref32","article-title":"3D-DATE: A circuit-level three-dimensional DRAM area, timing, and energy model","author":"park","year":"2018"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref36","author":"krizhevsky","year":"2009","journal-title":"Learning multiple layers of features from tiny images"},{"key":"ref35","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref34","article-title":"SqueezeNet: AlexNet-level accuracy with 50&#x00D7; fewer parameters and <1MB model size","author":"iandola","year":"2016","journal-title":"arXiv 1602 07360"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317845"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372124"},{"key":"ref19","author":"choe","year":"2017","journal-title":"SK hynix&#x2019; 21 nm DRAM Cell Technology Comparison of 1st and 2nd generation"},{"key":"ref28","author":"choe","year":"2018","journal-title":"Micron&#x2019;s 1x DRAMs Examined"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431522"},{"key":"ref27","author":"das","year":"2012","journal-title":"Hynix DRAM Layout Process Integration Adapt to Change"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702458"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422790"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref2","first-page":"350","article-title":"25.4 A 20 nm 6GB function-in-memory DRAM, based on HBM2 with a 1.2TFLOPS programmable computing unit using bank-level parallelism, for machine learning applications","volume":"64","author":"kwon","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"ref20","author":"choe","year":"2017","journal-title":"Samsung 18 nm DRAM cell integration QPT and higher uniformed capacitor high-k dielectrics"},{"key":"ref22","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"ref24","year":"0","journal-title":"Micron Technology MT43A4G40200NFA-S15 ES A HMC Gen2&#x2014;Memory Functional Analysis"},{"key":"ref23","year":"2017","journal-title":"Samsung 18 nm DRAM Analysis"},{"key":"ref26","first-page":"318","article-title":"18.3 A 1.2V 64Gb 8-channel 256GB\/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","year":"2014","journal-title":"Technology Roadmap of DRAM for Three Major Manufacturers Samsung SK-Hynix and Micron"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9794907\/09762736.pdf?arnumber=9762736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,4]],"date-time":"2022-08-04T20:23:08Z","timestamp":1659644588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9762736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":38,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2022.3170235","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}