{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:34Z","timestamp":1783036234526,"version":"3.54.6"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100008047","name":"Data Storage Systems Center at Carnegie Mellon University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008047","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100017567","name":"Apple Ph.D. Fellowship in Integrated Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017567","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jetcas.2022.3171765","type":"journal-article","created":{"date-parts":[[2022,5,12]],"date-time":"2022-05-12T19:32:45Z","timestamp":1652383965000},"page":"393-407","source":"Crossref","is-referenced-by-count":7,"title":["Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8430-2513","authenticated-orcid":false,"given":"Minh S. Q.","family":"Truong","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liting","family":"Shen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Glass","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alison","family":"Hoffmann","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3945-9110","authenticated-orcid":false,"given":"L. Richard","family":"Carley","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James A.","family":"Bain","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9138-0613","authenticated-orcid":false,"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"ref2","volume-title":"Challenges for future computing systems","author":"Dally","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173177"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/bs.adcom.2017.04.004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358328"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref20","first-page":"802","article-title":"FloatPIM: In-memory acceleration of deep neural network training with high precision","author":"Imani","year":"2018","journal-title":"ISCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174244"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465706"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465860"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317764"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref29","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","volume-title":"Proc. DATE","author":"Gaillardon"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7873\/date.2015.1136"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342278"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480071"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref36","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","volume-title":"Proc. Memory Forum","author":"Kang"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.10.020"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref41","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2496257"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676015"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582090"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-13754-w"},{"key":"ref51","first-page":"T166","article-title":"Self-rectifying bipolar TaOx\/TiO2 RRAM with superior endurance over $10^{12}$\n cycles for 3D high-density storage-class memory","volume-title":"Proc. Symp. VLSI Technol.","author":"Hsu"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479079"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/10\/105005"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MPER.1983.5519168"},{"key":"ref55","first-page":"165","article-title":"FreePDK15: An open-source predictive process design kit for 15 nm FinFET technology","volume-title":"Proc. ISPD","author":"Bhanushali"},{"key":"ref56","volume-title":"RACER Artifacts\u2014Zenodo Repository","year":"2021"},{"key":"ref57","volume-title":"Intel Xeon Platinum 8253","year":"2021"},{"key":"ref58","first-page":"554","article-title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","volume-title":"Proc. 45th Annu. Conf. Design Autom. (DAC)","author":"Dong"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627610"},{"key":"ref60","volume-title":"Geforce RTX 2070","year":"2021"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965179"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9794907\/09774035.pdf?arnumber=9774035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:46:05Z","timestamp":1705963565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":62,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2022.3171765","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}